

8-Bit Shift Register/Latch (3-State)

The TC74HC595A is a high speed CMOS 8-BIT SHIFT REGISTER/LATCH fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.



The TC74HC595A contains an 8-bit static shift register which feeds an 8-bit storage register.

Shift operation is accomplished on the positive going transition of the SCK input. The output register is loaded with the contents of the shift register on the positive going transition of the RCK input. Since RCK and SCK signal are independent, parallel outputs can be held stabler during the shift operation. And, since the parallel outputs are 3-state, it can be directly connected to 8-bit bus. This register can be used in serial-to-parallel conversion, data receivers, etc.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features

- High Speed: $f_{MAX} = 55\text{MHz(Typ.)}$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A(Max.)}$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min)
- Output Drive Capability: 15 LSTTL Loads For QA ~ QH
10 LSTTL Loads For QA'
- Symmetrical Output Impedance: $|I_{OH}| = I_{OL} = 6\text{mA(Min.)}$
For QA ~ QH
 $|I_{OH}| = I_{OL} = 4\text{mA(Min.)}$
For QA'
- Balanced Propagation Delays: $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range: $V_{CC(opr)} = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS595




Pin Assignment




Truth Table

Inputs					Function
SI	SCK	$\overline{\text{SCLR}}$	RCK	$\overline{\text{G}}$	
X	X	X	X	H	QA through QH outputs disable
X	X	X	X	L	QA through QH outputs enable
X	X	L	X	X	Shift register is cleared.
L		H	X	X	First of S.R. becomes "L". Other stages store the data of previous stage, respectively.
H		H	X	X	First of S.R. becomes "L". Other stages store the data of previous stage, respectively.
X		H	X	X	State of S.R. is not changed.
X	X	X		X	S.R. data is stored into storage register.
X	X	X		X	Storage register state is not changed.

X: Don't Care



Timing Chart



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current (Q_H) ($Q_A - Q_H$)	I_{OUT}	± 25 ± 35	mA
DC V_{CC} /Ground Current	I_{CC}	± 75	mA
Power Dissipation	P_D	500(DIP)/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC} = 2.0\text{V}$) 0 ~ 500($V_{CC} = 4.5\text{V}$) 0 ~ 400($V_{CC} = 6.0\text{V}$)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition		Ta = 25°C			Ta = -40 ~ 85°C		Unit				
				V _{CC}	Min.	Typ.	Max.	Min.		Max.			
High-Level Input Voltage	V _{IH}	—		2.0 4.5 6.0	1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	V				
Low-Level Input Voltage	V _{IL}	—		2.0 4.5 6.0	— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V			
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20μA	2.0 4.5 6.0	1.9 4.4 5.9	2.0 4.5 6.0	— — —	1.9 4.4 5.9	— — —	V			
			Q _H '	I _{OH} = -4 mA I _{OH} = -5.2mA	4.5 6.0	4.18 5.68	4.31 5.80	— —	4.13 5.63		— —		
				Q _A - Q _H	I _{OH} = -6 mA I _{OH} = -7.8mA	4.5 6.0	4.18 5.68	4.31 5.80	— —		4.13 5.63	— —	
		Q _A - Q _H	I _{OL} = 20μA		2.0 4.5 6.0	— — —	0.0 0.0 0.0	0.1 0.1 0.1	— — —		0.1 0.1 0.1	V	
					Q _H '	I _{OH} = 4 mA I _{OH} = 5.2mA	4.5 6.0	— —	0.17 0.18		0.26 0.26		— —
				Q _A - Q _H		I _{OL} = 6 mA I _{OL} = 7.8mA	4.5 6.0	— —	0.17 0.18		0.26 0.26		— —

DC Electrical Characteristics

Parameter	Symbol	Test Condition	Ta = 25°C				Ta = -40 ~ 85°C		Unit
			V _{CC}	Min.	Typ.	Max.	Min.	Max.	
3-State Output Off-State Current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND	6.0	—	—	±0.5	—	±5.0	μA
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND	6.0	—	—	±0.1	—	±1.0	
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	6.0	—	—	4.0	—	40.0	

Timing Requirements (Input t_r = t_f = 6ns)

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C	Unit
			V _{CC}	Typ.	Limit	Limit	
Minimum Pulse Width (SCK, RCK)	t _{W(H)} t _{W(L)}	—	2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (SCLR)	t _{W(L)}	—	2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Setup Time (SI-SCK)	t _s	—	2.0	—	50	165	
			4.5	—	10	13	
			6.0	—	9	11	
Minimum Setup Time (SCK-RCK)	t _s	—	2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Setup Time (SCLR-RCK)	t _s	—	2.0	—	100	125	
			4.5	—	20	25	
			6.0	—	17	21	
Minimum Hold Time	t _h	—	2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Removal Time (SCLR)	t _{rem}	—	2.0	—	50	65	
			4.5	—	10	13	
			6.0	—	9	11	
Clock Frequency	f	—	2.0	—	6	5	MHz
			4.5	—	30	25	
			6.0	—	35	28	

AC Electrical Characteristics ($C_L = 15\text{pF}$, $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Transition Time (Q_H)	t_{TLH} t_{THL}	—	—	4	8	ns
Propagation Delay Time ($SCK-Q_H$)	t_{PLH} t_{PHL}	—	—	12	21	
Propagation Delay Time ($SCLR-Q_H$)	t_{PHL}	—	—	15	30	
Maximum Clock Frequency	f_{MAX}	—	35	77	—	MHz

AC Electrical Characteristics ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition			Ta = 25°C			Ta = -40 ~ 85°C		Unit				
			CL	VCC	Min.	Typ.	Max.	Min.	Max.					
Output Transition Time (Qn)	tTLH tTHL	—	50	2.0 4.5 6.0	— — —	25 7 6	60 12 10	— — —	75 15 13	ns				
Output Transition Time (QH)	tTLH tTHL	—	50	2.0 4.5 6.0	— — —	30 8 7	75 15 13	— — —	95 19 16					
Propagation Delay Time (SCK-QH)	tPLH tPHL	—	50	2.0 4.5 6.0	— — —	45 15 13	125 25 21	— — —	155 31 26					
Propagation Delay Time (SCLR-QH)	tPHL	—	50	2.0 4.5 6.0	— — —	60 18 15	175 35 30	— — —	220 44 37					
Propagation Delay Time (RCK-Qn)	tPLH tPHL	—	50	2.0 4.5 6.0	— — —	60 20 17	150 30 26	— — —	190 38 32					
				150	2.0 4.5 6.0	— — —	75 25 22	190 38 32	— — —		240 48 41			
					Output Enable Time	tPZL tPZH	RL = 1k Ω	50	2.0 4.5 6.0		— — —	45 15 13	135 27 23	— — —
			150						2.0 4.5 6.0		— — —	60 20 17	175 35 30	— — —
				Output Disable Time					tPLZ tPHZ		RL = 1k Ω	50	2.0 4.5 6.0	— — —
					Maximum Clock Frequency	fMAX	—	50					2.0 4.5 6.0	6 30 35
Input Capacitance	CIN	—	—										5	10
				Power Dissipation Capacitance					CPD(1)		—	—		

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation:

$$I_{CC(oper)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$