

TCP-3139H

3.9 pF Passive Tunable Integrated Circuits (PTIC)

Introduction

ON Semiconductor's PTICs have excellent RF performance and power consumption, making them suitable for any mobile handset or radio application. The fundamental building block of our PTIC product line is a tunable material called ParaScan™, based on Barium Strontium Titanate (BST). PTICs have the ability to change their capacitance from a supplied bias voltage generated by the Control IC. The 3.9 pF PTICs are available as wafer-level chip scale packages (WLCSP).

Key Features

- High Tuning Range and Operation up to 20 V
- Usable Frequency Range: from 700 MHz to 2.7 GHz
- High Quality Factor (Q) for Low Loss
- High Power Handling Capability
- Compatible with PTIC Control IC TCC-10x, 20x
- WLCSP Package: 0.652 x 1.134 x 0.285 mm (12 bump)
- These devices are Pb-Free and RoHS Compliant

Typical Applications

- Multi-band, Multi-standard, Advanced and Simple Mobile Phones
- Tunable Antenna Matching Networks
- Tunable RF Filters
- Active Antennas




ON Semiconductor®

<http://onsemi.com>




WLCSP12
1.13x0.65
CASE 567KG

MARKING DIAGRAM



FUNCTIONAL BLOCK DIAGRAM



PTIC Functional Block Diagram

ORDERING INFORMATION

Device	Package	Shipping†
TCP-3139H-DT	WLCSP12 (Pb-Free)	4000 Units / 7" Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. PTIC Functional Block Diagram

Table 1. SIGNAL DESCRIPTIONS

Ball / Pad Number	Pin Name	Description
A1	DC BIAS	DC Bias Voltage
B1	RF2	RF Input / Output
C1	RF2	RF Input / Output
A2	NC	Not Connected
B2	RF1	RF Input / Output
C2	RF1	RF Input / Output

TCP-3139H

TYPICAL SPECIFICATIONS

Representative Performance Data at 25°C

Table 2. PERFORMANCE DATA

Parameter	Min	Typ	Max	Units
Operating Bias Voltage	2.0		20	V
Capacitance ($V_{bias} = 2\text{ V}$)	3.51	3.90	4.29	pF
Capacitance ($V_{bias} = 20\text{ V}$)	0.897	0.975	1.053	pF
Tuning Range (2 V - 20 V)	3.60	4.00	4.50	
Leakage Current (WLCSP)			2.0	μA
Operating Frequency	700		2700	MHz
Quality Factor @ 700 MHz, 10 V		90		
Quality Factor @ 2.4 GHz, 10 V		60		
IP3 ($V_{bias} = 2\text{ V}$) [1,3]		70		dBm
IP3 ($V_{bias} = 20\text{ V}$) [1,3]		85		dBm
2nd Harmonic ($V_{bias} = 2\text{ V}$) [2,3]		-65		dBm
2nd Harmonic ($V_{bias} = 20\text{ V}$) [2,3]		-80		dBm
3rd Harmonic ($V_{bias} = 2\text{ V}$) [2,3]		-40		dBm
3rd Harmonic ($V_{bias} = 20\text{ V}$) [2,3]		-70		dBm
Transition Time (Cmin $\rightarrow$ Cmax) [4]		80		μs
Transition Time (Cmax $\rightarrow$ Cmin) [4]		70		μs

1. $f_1 = 850\text{ MHz}$, $f_2 = 860\text{ MHz}$, Pin 25 dBm/Tone
2. 850 MHz, Pin +34 dBm
3. IP3 and Harmonics are measured in the shunt configuration in a 50 Ω environment
4. RF_{IN} and RF_{OUT} are both connected to DC ground

TCP-3139H

Representative performance data at 25°C for 3.9 pF WLCSP Package




Figure 2. Capacitance




Figure 3. Harmonic Power




Figure 4. IP3




Figure 5. Q

Table 3. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Units
Input Power	+40	dBm
Bias Voltage	+25 (Note 5)	V
Operating Temperature Range	-30 to +85	°C
Storage Temperature Range	-55 to +125	°C
ESD – Human Body Model	Class 1A JEDEC HBM Standard (Note 6)	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

5. WLCSP: Recommended Bias Voltage not to exceed 20 V

6. Class 1A defined as passing 250 V, but may fail after exposure to 500 V ESD pulse

ASSEMBLY CONSIDERATIONS AND REFLOW PROFILE

The following assembly considerations should be observed:

Cleanliness

These chips should be handled in a clean environment.

Electro-static Sensitivity


ON Semiconductor's PTICs are ESD Class 1A sensitive. The proper ESD handling procedures should be used.

Mounting

The WLCSP PTIC is fabricated for Flip Chip solder mounting. Connectivity to the RF and Bias terminations on the PTIC die is established through SAC305 solder balls with 65 μm nominal height (45 μm to 85 μm height variation). The PTIC die is RoHS-compliant and compatible with lead-free soldering profile.

Molding

The PTIC die is compatible for over-molding or under-fill.



This reflow profile is a guideline for Pb-free solder materials. Adjustments to this profile are necessary based on specific process requirements and board size, thickness and density. Not to exceed 260° C for 5 seconds.

Figure 6. Reflow Profile

ORIENTATION OF THE PTIC FOR OPTIMUM LOSSES

When configuring the PTIC in your specific circuit design, at least one of the RF terminals must be connected to DC ground. If minimum transition times are required, DC ground on both RF terminals is recommended. To minimize losses, the PTIC should be oriented such that RF2 is at the lower RF impedance of the two RF nodes. A shunt PTIC, for example, should have RF2 connected to RF ground.




Figure 7. PTIC Orientation Functional Block Diagram

TCP-3139H

PART NUMBER DEFINITION

Example: TCP-3139H-DT

TCP	-	31	39	H	-	D	T
Product Family		Process Generation	Capacitor Value	Tuning		Package / Format	Packing
TCP		10 = Gen 1.0 30 = Gen 3.0 31 = Gen 3.1	12 = 1.2 pF 18 = 1.8 pF 27 = 2.7 pF 33 = 3.3 pF 39 = 3.9 pF 47 = 4.7 pF 56 = 5.6 pF 68 = 6.8 pF 82 = 8.2 pF	N = Normal H = High		D = WLCSP Q = QFN	T = T&R

Table 4. PART NUMBERS

Part Number	Capacitance		Package*
	2 V	20 V	
TCP-3139H-DT	3.90	0.975	12-bump WLCSP

*See PTIC package dimensions on following page.

