

THC63LVD824A

Single(112MHz)/Dual(170MHz) Link LVDS Receiver for XGA/SXGA/SXGA+/UXGA

General Description

The THC63LVD824A receiver is designed to support Single Link transmission between Host and Flat Panel Display up to SXGA resolutions and Dual Link transmission between Host and Flat Panel Display up to UXGA resolutions. The THC63LVD824A converts the LVDS data streams back into 48bits of CMOS/TTL data with falling edge or rising edge clock for convenient with a variety of LCD panel controllers.


In Single Link, data transmit clock frequency of 112MHz, 48bits of RGB data are transmitted at an effective rate of 784Mbps per LVDS channel. Using a 112MHz clock, the data throughput is 392Mbytes per second.

In Dual Link, data transmit clock frequency of 85MHz, 48bits of RGB data are transmitted at an effective rate of 595Mbps per LVDS channel. Using a 85MHz clock, the data throughput is 595Mbytes per second.


Features

- Wide dot clock range: 25-170MHz suited for VGA, SVGA, XGA, SXGA, SXGA+ and UXGA
- PLL requires No external components
- Supports Single Link up to 112MHz dot clock for SXGA
- Supports Dual Link up to 170MHz dot clock for UXGA
- 50% output clock duty cycle
- TTL clock edge programmable
- TTL output driverability selectable for lower EMI
- Power down mode
- Low power single 3.3V CMOS design
- 100pin TQFP
- THC63LVDF84B compatible
- Pin compatible with THC63LVD824

Block Diagram



Pin Out



Pin Description

Pin Name	Pin #	Type	Description												
RA1+, RA1-	78, 77	LVDS IN	The 1st Link. The 1st pixel input data when Dual Link.												
RB1+, RB1-	80, 79	LVDS IN													
RC1+, RC1-	83, 82	LVDS IN													
RD1+, RD1-	87, 86	LVDS IN													
RCLK1+, RCLK1-	85, 84	LVDS IN	LVDS Clock Input for 1st Link.												
RA2+, RA2-	90, 89	LVDS IN	The 2nd Link. These pins are disabled when Single Link.												
RB2+, RB2-	92, 91	LVDS IN													
RC2+, RC2-	95, 94	LVDS IN													
RD2+, RD2-	99, 98	LVDS IN													
RCLK2+, RCLK2-	97, 96	LVDS IN	LVDS Clock Input for 2nd Link.												
R17 ~ R10	52, 51, 50, 47, 46, 45, 44, 43	OUT	The 1st Pixel Data Outputs.												
G17 ~ G10	62, 61, 60, 59, 58, 55, 54, 53	OUT													
B17 ~ B10	72, 71, 68, 67, 66, 65, 64, 63	OUT													
R27 ~ R20	19, 18, 17, 14, 13, 12, 11, 10	OUT	The 2nd Pixel Data Outputs.												
G27 ~ G20	29, 26, 25, 24, 23, 22, 21, 20	OUT													
B27 ~ B20	39, 38, 37, 36, 35, 32, 31, 30	OUT													
DE	75	OUT	Data Enable Output.												
VSYNC	74	OUT	Vsync Output.												
HSYNC	73	OUT	Hsync Output.												
CLKOUT	40	OUT	Clock Output.												
DRVSEL	9	IN	Output Driverbility Select. <table><tr><td>DRVSEL</td><td>clock</td><td>data</td></tr><tr><td>H</td><td>8mA</td><td>4mA</td></tr><tr><td>L</td><td>4mA</td><td>2mA</td></tr></table>	DRVSEL	clock	data	H	8mA	4mA	L	4mA	2mA			
DRVSEL	clock	data													
H	8mA	4mA													
L	4mA	2mA													
R/F	8	IN	Output Clock Triggering Edge Select. H: Rising edge, L: Falling edge.												
MODE1, MODE0	6, 5	IN	Pixel Data Mode. <table><tr><td>MODE1</td><td>MODE0</td><td>Mode</td></tr><tr><td>L</td><td>L</td><td>Dual Link (Dual-in/Dual-out)</td></tr><tr><td>L</td><td>H</td><td>Single Link(Single-in/Dual-out)</td></tr><tr><td colspan="2">other</td><td>Not Available</td></tr></table>	MODE1	MODE0	Mode	L	L	Dual Link (Dual-in/Dual-out)	L	H	Single Link(Single-in/Dual-out)	other		Not Available
MODE1	MODE0	Mode													
L	L	Dual Link (Dual-in/Dual-out)													
L	H	Single Link(Single-in/Dual-out)													
other		Not Available													
/PDWN	4	IN	H: Normal operation, L: Power down (all outputs are pulled to ground)												
VCC	15, 27, 33, 41, 48, 56, 69	Power	Power Supply Pins for TTL outputs and digital circuitry.												
GND	3, 7, 16, 28, 34, 42, 49, 57, 70	Ground	Ground Pins for TTL outputs and digital circuitry.												
LVDS VCC	81,93	Power	Power Supply Pins for LVDS inputs.												
LVDS GND	76, 88, 100	Ground	Ground Pins for LVDS inputs.												

Pin Name	Pin #	Type	Description
PLL VCC	2	Power	Power Supply Pin for PLL circuitry.
PLL GND	1	Ground	Ground Pin for PLL circuitry.

Absolute Maximum Ratings ¹

Supply Voltage (V_{CC})	-0.3V ~ +4.0V
CMOS/TTL Input Voltage	-0.3V ~ ($V_{CC} + 0.3V$) ($\leq 4.0V$)
CMOS/TTL Output Voltage	-0.3V ~ ($V_{CC} + 0.3V$) ($\leq 4.0V$)
LVDS Receiver Input Voltage	-0.3V ~ ($V_{CC} + 0.3V$) ($\leq 4.0V$)
Output Current	-15mA ~ 15mA
Junction Temperature	+125°C
Storage Temperature Range	-55°C ~ +125°C
Maximum Power Dissipation @+25°C	1.7W

Electrical Characteristics

CMOS/TTL DC Specifications

 $V_{CC} = 3.0V \sim 3.6V$, $T_a = -10^{\circ}C \sim +70^{\circ}C$

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V_{IH}	High Level Input Voltage		2.0		V_{CC}	V
V_{IL}	Low Level Input Voltage		GND		0.8	V
V_{OH}	High Level Output Voltage	$I_{OH} = -2mA, -4mA$ (data) $I_{OH} = -4mA, -8mA$ (clock)	2.4			V
V_{OL}	Low Level Output Voltage	$I_{OL} = 2mA, 4mA$ (data) $I_{OL} = 4mA, 8mA$ (clock)			0.4	V
I_{INC}	Input Current	$0V \leq V_{IN} \leq V_{CC}$			± 10	μA

LVDS Receiver DC Specifications

 $V_{CC} = 3.0V \sim 3.6V$, $T_a = -10^{\circ}C \sim +70^{\circ}C$

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V_{TH}	Differential Input High Threshold	$V_{IC} = 1.2V$			100	mV
V_{TL}	Differential Input Low Threshold	$V_{IC} = 1.2V$	-100			mV
I_{INL}	Input Current	$V_{IN} = 2.4V / 0V$ $V_{CC} = 3.6V$			± 20	μA

1. "Absolute Maximum Ratings" are those valued beyond which the safety of the device can not be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Supply Current

 $V_{CC} = 3.0V \sim 3.6V, T_a = -10^{\circ}C \sim +70^{\circ}C$

Symbol	Parameter	Condition(*)		Typ.	Max.	Units
I_{RCCW}	Receiver Supply Current (Worst Case Pattern)	$f_{CLKOUT} = 85MHz$	MODE<1:0>=LL CL=8pF, Vcc=3.6V		225	mA
I_{RCCS}	Receiver Power Down Supply Current	/PDWN = L			10	mA



Switching Characteristics

 $V_{CC} = 3.0V \sim 3.6V, T_a = -10^{\circ}C \sim +70^{\circ}C$


Symbol	Parameter		Min.	Typ.	Max.	Units
t_{RCP}	CLKOUT Period	Dual-in / Dual-out	11.76	t_{RCIP}	40.0	ns
		Single-in / Dual-out	17.85	$2t_{RCIP}$	80.0	ns
t_{RCH}	CLKOUT High Time			$\frac{t_{RCP}}{2}$		ns
t_{RCL}	CKLOUT Low Time			$\frac{t_{RCP}}{2}$		ns
t_{RS}	TTL Data Setup to CLKOUT		$0.3t_{RCP}-0.5$			ns
t_{RH}	TTL Data Hold from CKLOUT		$0.3t_{RCP}-0.5$			ns
t_{TLH}	TTL Low to High Transition Time			2.5	4.0	ns
t_{THL}	TTL High to Low Transition Time			2.5	4.0	ns
t_{SK}	Receiver Skew Margin	CLKIN=85MHz	-0.40		+0.40	ns
		CLKIN=112MHz	-0.25		+0.25	ns
t_{RIP1}	Input Data Position0		$-t_{SK}$	0.0	$+t_{SK}$	ns
t_{RIP0}	Input Data Position1		$\frac{t_{RCIP}}{7} - t_{SK}$	$\frac{t_{RCIP}}{7}$	$\frac{t_{RCIP}}{7} + t_{SK}$	ns
t_{RIP6}	Input Data Position2		$2\frac{t_{RCIP}}{7} - t_{SK}$	$2\frac{t_{RCIP}}{7}$	$2\frac{t_{RCIP}}{7} + t_{SK}$	ns
t_{RIP5}	Input Data Position3		$3\frac{t_{RCIP}}{7} - t_{SK}$	$3\frac{t_{RCIP}}{7}$	$3\frac{t_{RCIP}}{7} + t_{SK}$	ns
t_{RIP4}	Input Data Position4		$4\frac{t_{RCIP}}{7} - t_{SK}$	$4\frac{t_{RCIP}}{7}$	$4\frac{t_{RCIP}}{7} + t_{SK}$	ns
t_{RIP3}	Input Data Position5		$5\frac{t_{RCIP}}{7} - t_{SK}$	$5\frac{t_{RCIP}}{7}$	$5\frac{t_{RCIP}}{7} + t_{SK}$	ns
t_{RIP2}	Input Data Position6		$6\frac{t_{RCIP}}{7} - t_{SK}$	$6\frac{t_{RCIP}}{7}$	$6\frac{t_{RCIP}}{7} + t_{SK}$	ns
t_{RPLL}	Phase Lock Loop Set				10.0	ms
t_{RCIP}	CLKIN Period		8.92		40.0	ns
t_{CK12}	Skew Time between RCLK1 and RCLK2				$\pm 0.3t_{RCIP}$	ns

AC Timing Diagrams

TTL Outputs



Phase Lock Loop Set Time





Pixel Map Table for Single/Dual Link

1st Pixel Data				2nd Pixel Data			
824A TTLOutputPin	TFT Panel Data			824A TTLOutputPin	TFT Panel Data		
		24Bit	18Bit			24Bit	18Bit
R10	LSB	R10	-	R20	LSB	R20	-
R11		R11	-	R21		R21	-
R12		R12	R10	R22		R22	R20
R13		R13	R11	R23		R23	R21
R14		R14	R12	R24		R24	R22
R15		R15	R13	R25		R25	R23
R16		R16	R14	R26		R26	R24
R17	MSB	R17	R15	R27	MSB	R27	R25
G10	LSB	G10	-	G20	LSB	G20	-
G11		G11	-	G21		G21	-
G12		G12	G10	G22		G22	G20
G13		G13	G11	G23		G23	G21
G14		G14	G12	G24		G24	G22
G15		G15	G13	G25		G25	G23
G16		G16	G14	G26		G26	G24
G17	MSB	G17	G15	G27	MSB	G27	G25
B10	LSB	B10	-	B20	LSB	B20	-
B11		B11	-	B21		B21	-
B12		B12	B10	B22		B22	B20
B13		B13	B11	B23		B23	B21
B14		B14	B12	B24		B24	B22
B15		B15	B13	B25		B25	B23
B16		B16	B14	B26		B26	B24
B17	MSB	B17	B15	B27	MSB	B27	B25



824A TTL Data Output Timing for Single/Dual Link

Example : SXGA(1280 x 1024)



AC Timing Diagrams


LVDS Inputs



Note:

$$V_{diff} = (R_{yx+}) - (R_{yx-}), (RCLKx+) - (RCLKx-)$$

LVDS Data Inputs Timing Diagrams in Single Link



LVDS Data Inputs Timing Diagrams in Dual Link



Note

1)Power On Sequence

Power on LVDS-Tx after THC63LVD824A. If it is not avoidable, please contact to

mspsupport@thine.co.jp (for FAE mailing list)

2)Cable Connection and Disconnection


Don't connect and disconnect the LVDS cable , when the power is supplied to the system.

3)GND Connection

Connect the each GND of the PCB which LVDS-Tx and THC63LVD824A on it. It is better for EMI reduction to place GND cable as close to LVDS cable as possible.

4)Multi Drop Connection


Multi drop connection is not recommended.




5)Asynchronous use

Asynchronous use such as following systems are not recommended. If it is not avoidable, please contact to

mspsupport@thine.co.jp (for FAE mailing list)



Package



UNITS:mm

Notices and Requests

1. The product specifications described in this material are subject to change without prior notice.
2. The circuit diagrams described in this material are examples of the application which may not always apply to the customer's design. We are not responsible for possible errors and omissions in this material. Please note if errors or omissions should be found in this material, we may not be able to correct them immediately.
3. This material contains our copy right, know-how or other proprietary. Copying or disclosing to third parties the contents of this material without our prior permission is prohibited.
4. Note that if infringement of any third party's industrial ownership should occur by using this product, we will be exempted from the responsibility unless it directly relates to the production process or functions of the product.
5. This product is presumed to be used for general electric equipment, not for the applications which require very high reliability (including medical equipment directly concerning people's life, aerospace equipment, or nuclear control equipment). Also, when using this product for the equipment concerned with the control and safety of the transportation means, the traffic signal equipment, or various Types of safety equipment, please do it after applying appropriate measures to the product.
6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a certain small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to have sufficiently redundant or error preventive design applied to the use of the product so as not to have our product cause any social or public damage.
7. Please note that this product is not designed to be radiation-proof.
8. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic goods under the Foreign Exchange and Foreign Trade Control Law.

THine Electronics, Inc.
E-mail : sales@thine.co.jp