

Triple-Half-Bridge

TLE 6208-3 G

1 Overview

1.1 Features

- Three Half-Bridges
- Optimized for DC motor management applications
- Delivers up to 0.6 A continuous, 1.2 A peak current
- $R_{\rm DS,ON}$; typ. 0.8 Ω , @ 25 °C per switch
- Output: short circuit protected and diagnosis
- Overtemperature-Protection with hysteresis and diagnosis
- Standard SPI-Interface/Daisy chain capable
- Very low current consumption in stand-by (Inhibit) mode (typ. 10 μA for power and 2 μA for logic supply, @ 25 °C)
- Over- and Undervoltage-Lockout
- CMOS/TTL compatible inputs with hysteresis
- No crossover current
- Internal clamp diodes
- Enhanced power P-DSO-Package
- · Programming compatibility to the TLE 5208-6 G

THE PROPERTY OF THE PARTY OF TH
- Blegg

P-DSO-14-9 Enhanced Power

Туре	Ordering Code	Package
TLE 6208-3 G	Q67006-A9334	P-DSO-14-9

Functional Description

The TLE 6208-3 G is a fully protected **Tri**ple-**H**alf-**B**ridge-**D**river designed specifically for automotive and industrial motion control applications. The part is based on the Siemens power technology SPT[®] which allows bipolar and CMOS control circuitry in accordance with DMOS power devices existing on the same monolithic circuitry.

In motion control up to 2 actuators (DC-Motors) can be connected to the 3 halfbridge-outputs (cascade configuration). Operation modes forward (cw), reverse (ccw), brake and high impedance are controlled from a standard SPI-Interface. The possibility to control the outputs via software from a central logic, allows limiting the power dissipation. So the standard P-DSO-14-package meets the application requirements and saves PCB-Board-space and cost. Furthermore the build-in features like Over- and Undervoltage-Lockout, Over-Temperature-Protection and the very low quiescent current in stand-by mode opens a wide range of automotive- and industrial-applications.



1.2 Pin Configuration (top view)




Figure 1



1.3 Pin Definitions and Functions

Pin No.	Symbol	Function
1	GND	Ground; Reference potential; internal connection to pin 7, 8 and 14; cooling tab; to reduce thermal resistance place cooling areas on PCB close to these pins.
2	OUT3	Halfbridge-Output 3; Internally contected to Highside-Switch 3 and Lowside-Switch 3. The HS-Switch is a Power-MOS open drain with internal reverse diode; The LS-Switch is a Power-MOS open source with internal reverse diode; no internal clamp diode or active zenering; short circuit protected and open load controlled.
3	$V_{\mathbb{S}}$	Power Supply; needs a blocking capacitor as close as possible to GND Value: $22\mu\text{F}$ electrolytic in parallel to 220 nF ceramic.
5	DI	Serial Data Input; receives serial data from the control device; serial data transmitted to DI is an 16bit control word with the Least Significant Bit (LSB) being transferred first: the input has an active pull down and requires CMOS logic level inputs; DI will accept data on the falling edge of CLK-signal; see Table Input Data Protocol.
4	CSN	Chip-Select-Not Input; CSN is an active low input; serial communication is enabled by pulling the CSN terminal low; CSN input should only be transitioned when CLK is low; CSN has an internal active pull up and requires CMOS logic level inputs.
6	CLK	Serial Clock Input; clocks the shiftregister; CLK has an internal active pull down and requires CMOS logic level inputs.
7, 8, 14	GND	Ground; see pin 1.
9	DO	Serial-Data-Output; this 3-state output transfers diagnosis data to the control device; the output will remain 3-stated unless the device is selected by a low on Chip-Select-Not (CSN); see Table Diagnosis Data Protocol.
10	INH	Inhibit Input; has an internal pull down; device is switched in standby condition by pulling the INH terminal low.
11	V _{CC}	Logic Supply Voltage; needs a blocking capacitor as close as possible to GND; Value: 10 μF electrolytic in parallel to 220 nF ceramic.
12	OUT2	Halfbridge-Output 2; see pin 2.
13	OUT1	Halfbridge-Output 1; see pin 2.



1.4 Functional Block Diagram




Figure 2 Block Diagram



1.5 Circuit Description

Figure 2 shows a block schematic diagram of the module. There are 3 halfbridge drivers on the right-hand side. An HS driver and an LS driver are combined to form a halfbridge driver in each case. The drivers communicate via the internal data bus with the logic and the other control and monitoring functions: undervoltage (UV), overvoltage (OV), overtemperature (TSD), charge pump and fault detect.

Two connection interfaces are provided for supply to the module: All power drivers are connected to the supply voltage $V_{\rm S}$. These are monitored by overvoltage and undervoltage comparators with hysteresis, so that the correct function can be checked in the application at any time.

The logic is supplied by the $V_{\rm CC}$ voltage, typ. with 5 V. The $V_{\rm CC}$ voltage uses an internally generated Power-On Reset (POR) to initialize the module at power-on. The advantage of this system is that information stored in the logic remains intact in the event of short-term failures in the supply voltage $V_{\rm S}$. The system can therefore continue to operate following $V_{\rm S}$ undervoltage, without having to be reprogrammed. The "undervoltage" information is stored, and can be read out via the interface. The same logically applies for overvoltage. "Interference spikes" on $V_{\rm S}$ are therefore effectively suppressed.

The situation is different in the case of undervoltage on the $V_{\rm CC}$ connection pin. If this occurs, then the internally stored data is deleted, and the output levels are switched to high-impedance status (tristate). The module is initialized by $V_{\rm CC}$ following restart (Power-On Reset = POR).

The 16-bit wide programming word or control word (see **Table Input Data Protocol**) is read in via the DI data input, and this is synchronized with the clock input CLK. The status word appears synchronously at the DO data output (see **Table Diagnosis Data Protocol**). It is also possible to connect two **TLE 6208-3 G** in a daisy chain configuration. The DO data output of one device is connected with the DI data input of the second device. In this configuration these two devices are controlled with a single CSN chip select and using a 32-bit wide control word.

The transmission cycle begins when the chip is selected with the CSN input (H to L). If the CSN input changes from L to H then the word which has been read in becomes the control word. The DO output switches to tristate status at this point, thereby releasing the DO bus circuit for other uses.

The INH inhibit input can be used to cut off the complete module. This reduces the current consumption to just a few μA , and results in the loss of any data stored. The output levels are switched to tristate status. The module is reinitialized with the internally generated POR (Power-On Reset) at restart.

This feature allows the use of this module in battery-operated applications (vehicle body control applications).



Every driver block from DRV 1 to 3 contains a low-side driver and a high-side driver. Both drivers are connected internally to form a half-bridge at the output. This reduction of output pins was necessary to meet the small P-DSO-14 package.

When commutating inductive loads, the dissipated power peak can be significantly reduced by activating the transistor located parallel to the internal freewheeling diode. A special, integrated "timer" for power ON/OFF times ensures that there is no crossover current.

Input Data Protocol

BIT	
15	OVLO on/off
14	not used
13	Overcurrent SD on/off
12	not used
11	not used
10	not used
9	not used
8	not used
7	not used
6	HS-Switch 3
5	LS-Switch 3
4	HS-Switch 2
3	LS-Switch 2
2	HS-Switch 1
1	LS-Switch 1
0	Status Register Reset

H = ONL = OFF

Diagnosis Data Protocol

BIT	
15	Power supply fail
14	Underload
13	Overload
12	not used
11	not used
10	not used
9	not used
8	not used
7	not used
6	Status HS-Switch 3
5	Status LS-Switch 3
4	Status HS-Switch 2
3	Status LS-Switch 2
2	Status HS-Switch 1
1	Status LS-Switch 1
0	Temp. Prewarning

H = ONL = OFF



Fault Result Table

Fault	DiagBit	Result
Overcurrent (load)	13	Only the failed output is switched OFF. Function can be deactivated by bit No. 13.
Short circuit to GND (high-side-switch)	13	Only the failed output is switched OFF. Function can be deactivated by bit No. 13.
Short circuit to $V_{\rm S}$ (low-side-switch)	13	Only the failed output is switched OFF. Function can be deactivated by bit No. 13.
Temperature warning	0	Reaction of control device needed.
Temperature shut down (SD)	_	All outputs OFF. Temperature warning is set before.
Underload/Openload	14	Reaction of control device needed.
Undervoltage lockout (UVLO)	15	All outputs OFF.
Overvoltage lockout (OVLO)	15	All outputs OFF. Function can be deactivated by bit No. 15.

H = failure;

L = no failure.



2 Electrical Characteristics

2.1 Absolute Maximum Ratings

Parameter Symbol Limit Values		Unit	Remarks		
		min.	max.	-	
Supply voltage	$V_{\mathtt{S}}$	- 0.3	40	V	_
Supply voltage	$V_{\mathtt{S}}$	– 1	_	V	$t < 0.5 \text{ s}; I_{\text{S}} > -2 \text{ A}$
Logic supply voltage	$V_{\sf CC}$	- 0.3	5.5	V	0 V < V _S < 40 V
Logic input voltages (DI, CLK, CSN, INH)	V_1	- 0.3	5.5	V	$ \begin{array}{c c} 0 \ V < V_{\rm S} < 40 \ V \\ 0 \ V < V_{\rm CC} < 5.5 \ V \\ \end{array} $
Logic output voltage (DO)	V_{DO}	- 0.3	5.5	V	$0 \text{ V} < V_{\text{S}} < 40 \text{ V} $ $0 \text{ V} < V_{\text{CC}} < 5.5 \text{ V}$
Output voltage (OUT 1-3)	V_{OUT}	- 0.3	40	V	0 V < V _S < 40 V
Output current (cont.)	I_{OUT1-3}	_	_	Α	internal limited
Output current (peak)	I_{OUT1-3}	_	_	Α	internal limited
Note: Current limits are mention	oned in the	overcur	rent sec	tion of e	lectrical charateristics
Junction temperature	T_{j}	- 40	150	°C	_
Storage temperature	$T_{ m stg}$	- 50	150	°C	_
ESD voltage, human body	$V_{ESD-HBM}$	_	_	4kV	all pins
model, according to:MIL STD 883D,ANSI EOS\ESD S5.1JEDEC JESD22-A114	$V_{ESD ext{-}HBM ext{-}}$ OUT	_	_	8kV	only pins 2, 12 and 13 (outputs)
ESD voltage, mashine model, according to: • ANSI EOS\ESD S5.2 • JEDEC JESD22-A115	V_{ESD-MM}	_	_	300V	all pins

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



2.2 Operating Range

Parameter	Symbol	Limit Values		Unit	Remarks
		min.	max.		
Supply voltage	$V_{\mathbb{S}}$	V_{UVOFF}	40	V	After $V_{\rm S}$ rising above $V_{\rm UVON}$
Supply voltage slew rate	$\mathrm{d}V_\mathrm{S}/\mathrm{d}t$	_	10	V/μs	-
Logic supply voltage	$V_{\sf CC}$	4.75	5.50	V	-
Supply voltage increasing	$V_{\mathtt{S}}$	- 0.3	V_{UVON}	V	Outputs in tristate
Supply voltage decreasing	$V_{\mathtt{S}}$	- 0.3	V_{UVOFF}	V	Outputs in tristate
Logic input voltage (DI, CLK, CSN, INH)	V_1	- 0.3	$V_{\sf CC}$	V	_
SPI clock frequency	f_{CLK}	_	1	MHz	_
Junction temperature	$T_{\rm j}$	- 40	150	°C	_

Thermal Resistances

Junction pin	$R_{thj ext{-pin}}$	_	30	K/W	measured to pin 1, 7, 8, 14
Junction ambient	R_{thjA}	_	65	K/W	_

Note: In the operating range, the functions given in the circuit description are fulfilled.



2.3 Electrical Characteristics

8 V < $V_{\rm S}$ < 40 V; 4.75 V < $V_{\rm CC}$ < 5.25 V; INH = High; all outputs open; – 40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Current Consumption

Quiescent current	$I_{\mathbb{S}}$	_	8	20	μΑ	INH = Low; $V_{\rm S}$ = 13.2 V $T_{\rm j}$ = 25 °C
Quiescent current	$I_{\mathbb{S}}$	_	_	30	μΑ	INH = Low; $V_{\rm S}$ = 13.2 V;
Logic-Supply current	I_{CC}	_	2	10	μΑ	INH = Low
Logic-Supply current	I_{CC}	_	1	2	mA	SPI not active
Supply current	$I_{\mathbb{S}}$	_	2	5	mA	_

Over- and Under-Voltage Lockout

UV-Switch-ON voltage	V_{UVON}	_	6.5	7	V	$V_{ extsf{S}}$ increasing
UV-Switch-OFF voltage	V_{UVOFF}	5.6	6.1	6.6	V	$V_{ m S}$ decreasing
UV-ON/OFF-Hysteresis	$V_{\sf UVHY}$	_	0.4	_	V	$V_{ m UV\ ON} - V_{ m UV\ OFF}$
OV-Switch-OFF voltage	V_{OVOFF}	34	37	40	V	$V_{\mathtt{S}}$ increasing
OV-Switch-ON voltage	V_{OVON}	30	33	36	V	$V_{ m S}$ decreasing
OV-ON/OFF-Hysteresis	V_{OVHY}	_	4	_	V	$V_{ m OVOFF}-V_{ m OVON}$



8 V < $V_{\rm S}$ < 40 V; 4.75 V < $V_{\rm CC}$ < 5.25 V; INH = High; all outputs open; – 40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Outputs OUT1-3

Static Drain-Source-On Resistance

Source (High-Side) $I_{\text{OUT}} = -0.5 \text{ A}$	R_{DSONH}	_	0.8	0.95	Ω	$8 \text{ V} < V_{\text{S}} < 40 \text{ V}$ $T_{\text{j}} = 25 \text{ °C}$
			_	1.6	Ω	8 V < V _S < 40 V
			1	_	Ω	$V_{\text{S OFF}} < V_{\text{S}} \le 8 \text{ V}$ $T_{\text{j}} = 25 \text{ °C}$
			_	2	Ω	$V_{\rm SOFF} < V_{\rm S} \le 8 m V$
Sink (Low-Side) $I_{\text{OUT}} = 0.5 \text{ A}$	R_{DSONL}	_	0.75	0.9	Ω	$8 \text{ V} < V_{\text{S}} < 40 \text{ V}$ $T_{\text{j}} = 25 \text{ °C}$
			_	1.5	Ω	8 V < V _S < 40 V
			1	_	Ω	$V_{\text{S OFF}} < V_{\text{S}} \le 8 \text{ V}$ $T_{\text{j}} = 25 \text{ °C}$
			_	2	Ω	$V_{\rm SOFF} < V_{\rm S} \le 8~{ m V}$

Leakage Current

Source-Output-Stage 1 to 3	I_{QLH}	- 5	– 1	_	μΑ	$V_{\text{OUT1-3}} = 0 \text{ V}$
Sink-Output-Stage 1 to 3	I_{QLL}	_	150	300	μΑ	$V_{OUT1-3} = V_{S}$

Overcurrent

Source shutdown threshold	$I_{ extsf{SDU}}$	-2	- 1.3	– 1	А	_
Sink shutdown threshold	$I_{ extsf{SDL}}$	1	1.2	2	Α	_
Current limit	I_{OCL}	_	2.4	4	Α	sink and source
Shutdown delay time	$t_{\sf dSD}$	10	28	40	μs	sink and source



8 V < $V_{\rm S}$ < 40 V; 4.75 V < $V_{\rm CC}$ < 5.25 V; INH = High; all outputs open; – 40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Open Circuit/Underload Detection

Detection current	I_{OCD}	15	30	45	mA	_
Delay time	$t_{\sf dOC}$	200	370	600	μs	_

Output Delay Times; V_S = 13.2 V; R_{Load} = 25 Ω (device not in stand-by for t > 1 ms)

Source ON	$t_{ m dONH}$	_	8	20	μs	_
Source OFF	t _{d OFF H}	_	4	20	μs	_
Sink ON	t _{d ON L}	_	7	20	μs	_
Sink OFF	t _{d OFF L}	_	3	20	μs	_
Dead time	t_{DHL}	1	3	_	μs	$t_{\rm d\ ON\ L} - t_{\rm d\ OFF\ H}$
Dead time	t_{DLH}	1	5	_	μs	$t_{ m d\ ON\ H} - t_{ m d\ OFF\ L}$

Output Switching Times; $V_{\rm S}$ = 13.2 V; $R_{\rm Load}$ = 25 Ω (device not in stand-by for t > 1 ms)

Source ON	t _{ON H}	_	5	20	μs	_
Source OFF	t _{OFF H}	_	2	5	μs	_
Sink ON	t _{ON L}	_	2.0	10	μs	_
Sink OFF	t _{OFF L}	_	1.5	5	μs	_

Clamp Diodes Forward Voltage

Upper	V_{FU}	_	0.9	1.3	V	$I_{\rm F} = 0.5 \; {\rm A}$
Lower	$V_{\sf FL}$	_	0.9	1.3	V	$I_{\rm F} = 0.5 \; {\rm A}$



8 V < $V_{\rm S}$ < 40 V; 4.75 V < $V_{\rm CC}$ < 5.25 V; INH = High; all outputs open; – 40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified

Parameter	Symbol	Limit Values		Unit	Test Condition	
		min.	typ.	max.		

Inhibit Input

H-input voltage threshold	V_{IH}	_	0.52	0.7	$V_{\sf CC}$	_
L-input voltage threshold	V_{IL}	0.2	0.48	_	$V_{\sf CC}$	_
Hysteresis of input voltage	V_{IHY}	50	200	500	mV	_
Pull down current	I_{I}	5	25	100	μΑ	$V_{\rm I}$ = $0.2 \times V_{\rm CC}$
Input capacitance	C_{I}	_	10	15	pF	0 V < V _{CC} < 5.25 V

Note: Capacitances are guaranteed by design.

SPI-Interface

Delay Time from Stand-by to Data In/Power on Reset

Setup time	t_{set}	_	_	100	μs	_
------------	-----------	---	---	-----	----	---

Logic Inputs DI, CLK and CSN

H-input voltage threshold	V_IH	_	0.52	0.7	$V_{\sf CC}$	_
L-input voltage threshold	V_{IL}	0.2	0.48	_	$V_{\sf CC}$	_
Hysteresis of input voltage	V_{IHY}	50	200	500	mV	_
Pull up current at pin CSN	I_{ICSN}	- 50	- 25	- 10	μΑ	$V_{\rm CSN} = 0.7 \times V_{\rm CC}$
Pull down current at pin DI	I_{IDI}	10	25	50	μΑ	$V_{\mathrm{DI}} = 0.2 \times V_{\mathrm{CC}}$
Pull down current at pin CLK	I_{ICLK}	10	25	50	μΑ	$V_{\rm CLK}$ = $0.2 \times V_{\rm CC}$
Input capacitance at pin CSN, DI or CLK	C_{I}	_	10	15	pF	0 V < V _{CC} < 5.25 V

Note: Capacitances are guaranteed by design.



8 V < $V_{\rm S}$ < 40 V; 4.75 V < $V_{\rm CC}$ < 5.25 V; INH = High; all outputs open; – 40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Logic Output DO

					,	
H-output voltage level	V_{DOH}	<i>V</i> _{CC} − 1.0	V _{CC} - 0.7	_	V	$I_{\text{DOH}} = 1 \text{ mA}$
		- 1.0	-0.7			
L-output voltage level	V_{DOL}	_	0.2	0.4	V	$I_{\rm DOL}$ = $-$ 1.6 mA
Tri-state leakage current	I_{DOLK}	- 10	0	10	μΑ	$V_{\text{CSN}} = V_{\text{CC}}$ 0 V < V_{DO} < V_{CC}
						$0 \ V < V_{DO} < V_{CC}$
Tri-state input capacitance	C_{DO}	_	10	15	pF	$V_{\text{CSN}} = V_{\text{CC}}$ 0 V < V_{CC} <
						5.25 V

Note: Capacitances are guaranteed by design.

Data Input Timing

$t_{ m pCLK}$	1000	_	_	ns	_
t_{CLKH}	500	-	_	ns	_
t_{CLKL}	500	-	_	ns	_
t_{bef}	500	-	_	ns	_
t_{lead}	500	_	_	ns	_
t_{lag}	500	_	_	ns	_
t_{beh}	500	_	_	ns	_
$t_{\sf DISU}$	250	_	_	ns	_
t_{DIHO}	250	_	_	ns	_
$t_{\sf rIN}$	_	_	200	ns	_
t_{fIN}	_	_	200	ns	_
	$t_{ m CLKH}$ $t_{ m CLKL}$ $t_{ m bef}$ $t_{ m lead}$ $t_{ m lag}$ $t_{ m beh}$ $t_{ m DISU}$ $t_{ m DIHO}$	$t_{\rm CLKH}$ 500 $t_{\rm CLKL}$ 500 $t_{\rm bef}$ 500 $t_{\rm lead}$ 500 $t_{\rm lead}$ 500 $t_{\rm lag}$ 500 $t_{\rm DISU}$ 250 $t_{\rm DIHO}$ 250	t_{CLKH} 500 - t_{CLKL} 500 - t_{bef} 500 - t_{lead} 500 - t_{lead} 500 - t_{lead} 500 - t_{lag} 500 - t_{DISU} 250 - t_{DIHO} 250 - t_{TIN}	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$t_{\rm CLKH}$ 500 ns $t_{\rm CLKL}$ 500 ns $t_{\rm bef}$ 500 ns $t_{\rm lead}$ 500 ns $t_{\rm lead}$ 500 ns $t_{\rm lag}$ 500 ns $t_{\rm beh}$ 500 ns $t_{\rm DISU}$ 250 ns $t_{\rm DIHO}$ 250 ns $t_{\rm TIN}$ - 200 ns



8 V < $V_{\rm S}$ < 40 V; 4.75 V < $V_{\rm CC}$ < 5.25 V; INH = High; all outputs open; – 40 °C < $T_{\rm j}$ < 150 °C; unless otherwise specified

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Data Output Timing

DO rise time	t_{rDO}	_	50	100	ns	$C_{\rm L}$ = 100 pF
DO fall time	t_{fDO}	_	50	100	ns	$C_{\rm L}$ = 100 pF
DO enable time	t_{ENDO}	_	_	250	ns	low impedance
DO disable time	$t_{\sf DISDO}$	_	_	250	ns	high impedance
DO valid time	t_{VADO}	_	100	250	ns	$V_{\rm DO} < 0.2 \ V_{\rm CC};$ $V_{\rm DO} > 0.7 \ V_{\rm CC};$ $C_{\rm L} = 100 \ \rm pF$

Thermal Prewarning and Shutdown

Thermal prewarning junction temperature	T_{jPW}	120	145	170	°C	_
Temperature prewarning hysteresis	ΔT	_	30	_	K	_
Thermal shutdown junction temperature	T_{jSD}	150	175	200	°C	_
Thermal switch-on junction temperature	T_{jSO}	120	_	170	°C	_
Temperature shutdown hysteresis	ΔT	_	30	_	K	_
Ratio of SD to PW temperature	$T_{\rm jSD}/T_{ m jPW}$	1.05	1.20	_	_	_

Note: Temperatures are guaranteed by design.

The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not otherwise specified, typical characteristics apply at $T_A = 25\,^{\circ}\text{C}$ and the given supply voltage.

Data Sheet 15 2001-05-10



3 Timing Diagrams




Figure 3 Data Transfer Timing






Figure 4 Timing for Temperature Prewarning only




Figure 5 SPI-Input Timing






Figure 6 Turn OFF/ON Time




Figure 7 DO Valid Data Delay Time and Valid Time






Figure 8 DO Enable and Disable Time







Figure 9 Application Circuit



4 Package Outlines



Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm