Distributed by:

JAMECO

ELECTRONICS

#### www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 2003408





DGN-8





TPS2041B, TPS2042B TPS2043B, TPS2044B, TPS2051B DBV-5TPS2052B, TPS2053B, TPS2054B

SLVS514H-APRIL 2004-REVISED SEPTEMBER 2007


# **CURRENT-LIMITED, POWER-DISTRIBUTION SWITCHES**

#### **FEATURES**

- 70-mΩ High-Side MOSFET
- **500-mA Continuous Current**
- Thermal and Short-Circuit Protection
- **Accurate Current Limit** (0.75 A min, 1.25 A max)
- Operating Range: 2.7 V to 5.5 V
- 0.6-ms Typical Rise Time
- **Undervoltage Lockout**
- Deglitched Fault Report (OC)
- No OC Glitch During Power Up
- **Maximum Standby Supply Current:** 1-μA (Single, Dual) or 2-μA (Triple, Quad)
- **Bidirectional Switch**
- Ambient Temperature Range: -40°C to 85°C
- **ESD Protection**
- **UL Recognized, File Number E169910**

#### **APPLICATIONS**

- **Heavy Capacitive Loads**
- **Short-Circuit Protections**




All enable inputs are active high for the TPS205xB series. NC - No connect

#### **DESCRIPTION**

The TPS204xB/TPS205xB power-distribution switches are intended for applications where heavy capacitive loads and short circuits are likely to be encountered. These devices incorporates 70-mΩ N-channel MOSFET power switches for power-distribution systems that require multiple power switches in a single package. Each switch is controlled by a logic enable input. Gate drive is provided by an internal charge pump designed to control the power-switch rise times and fall times to minimize current surges during switching. The charge pump requires no external components and allows operation from supplies as low as 2.7 V.

When the output load exceeds the current-limit threshold or a short is present, the device limits the output current to a safe level by switching into a constant-current mode, pulling the overcurrent (OCx) logic output low. When continuous heavy overloads and short-circuits increase the power dissipation in the switch, causing the junction temperature to rise, a thermal protection circuit shuts off the switch to prevent damage. Recovery from a thermal shutdown is automatic once the device has cooled sufficiently. Internal circuitry ensures that the switch remains off until valid input voltage is present. This power-distribution switch is designed to set current limit at 1 A typically.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLVS514H-APRIL 2004-REVISED SEPTEMBER 2007





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **AVAILABLE OPTION AND ORDERING INFORMATION**

		RECOMMENDED	TYPICAL		PACKAGED DEVICES <sup>(1)</sup> (2)			
T <sub>A</sub>	ENABLE	MAXIMUM CONTINUOUS LOAD CURRENT	SHORT-CIRCUIT CURRENT LIMIT AT 25°C	NUMBER OF SWITCHES	MSOP (DGN)	SOIC (D)	SOT-23 (DBV)	
	Active low			Single	TPS2041BDGN	TPS2041BD	TPS2041BDBV	
	Active high			Single	TPS2051BDGN	TPS2051BD	TPS2051BDBV	
	Active low			Dual	TPS2042BDGN	TPS2042BD		
40°C to 95°C	Active high	0.5.4	1.0	Dual	TPS2052BDGN	TPS2052BD		
-40°C to 85°C	Active low	0.5 A	1 A	Triple		TPS2043BD		
	Active high			Triple		TPS2053BD		
	Active low			Quad		TPS2044BD		
	Active high			Quad		TPS2054BD		

<sup>(1)</sup> The package is available taped and reeled. Add an R suffix to device types (e.g., TPS2042BDR)

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

		UNIT
Input voltage range, V <sub>I(IN)</sub> , V <sub>I(INx)</sub> (2)		-0.3 V to 6 V
Output voltage range, V <sub>O(OUT)</sub> , V <sub>O(OUTx)</sub> (2)		-0.3 V to 6 V
Input voltage range, V <sub>I(EN)</sub> , V <sub>I(ENx)</sub> , V <sub>I(EN)</sub> , \	/ <sub>I(ENx)</sub>	-0.3 V to 6 V
Voltage range, V <sub>I(/OC)</sub> , V <sub>I(<del>OCx</del>)</sub>		-0.3 V to 6 V
Continuous output current, I <sub>O(OUT)</sub> , I <sub>O(OUTx)</sub>	)	Internally limited
Continuous total power dissipation		See Dissipation Rating Table
Operating virtual junction temperature range	ge, T <sub>J</sub>	-40°C to 125°C
Storage temperature range, T <sub>stg</sub>		-65°C to 150°C
Lead temperature soldering 1,6 mm (1/16	260°C	
Floring that is discharge (FCD) protection	Human body model MIL-STD-883C	2 kV
Electrostatic discharge (ESD) protection	Charge device model (CDM)	500 V

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATING RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DGN-8	1712.3 mW	17.123 mW/°C	941.78 mW	684.93 mW
D-8	585.82 mW	5.8582 mW/°C	322.20 mW	234.32 mW
D-16	898.47 mW	8.9847 mW/°C	494.15 mW	359.38 mW
DBV-5	285 mW	2.85 mW/°C	155 mW	114 mW

<sup>(2)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

<sup>(2)</sup> All voltages are with respect to GND.



#### RECOMMENDED OPERATING CONDITIONS

	MIN	MAX	UNIT
Input voltage, V <sub>I(IN)</sub> , V <sub>I(INx)</sub>	2.7	5.5	V
Input voltage, V <sub>I(EN)</sub> , V <sub>I(ENx)</sub> , V <sub>I(EN)</sub> , V <sub>I(ENx)</sub>	0	5.5	V
Continuous output current, I <sub>O(OUT)</sub> , I <sub>O(OUTx)</sub>	0	500	mA
Operating virtual junction temperature, T <sub>J</sub>	-40	125	°C

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating junction temperature range,  $V_{I(IN)} = 5.5 \text{ V}$ ,  $I_O = 0.5 \text{ A}$ ,  $V_{I(/ENx)} = 0 \text{ V}$  (unless otherwise noted)

PARAMETER			MIN	TYP	MAX	UNIT		
POWE	R SWITCH							
	Static drain-source on-state	V <sub>I(IN)</sub> = 5 V or 3.3 V, I <sub>0</sub>	- 0.5 Δ	D and DGN packages		70	135	
r	resistance, 5-V operation and 3.3-V operation	$-40^{\circ}$ C $\leq T_{J} \leq 125^{\circ}$ C	) = 0.5 A,	DBV package only		95	140	mΩ
r <sub>DS(on)</sub>	Static drain-source on-state resistance, 2.7-V operation (2)	$V_{I(IN)} = 2.7 \text{ V}, I_O = 0.5$ -40°C \le T_J \le 125°C	Α,	D and DGN packages		75	150	mΩ
t <sub>r</sub> (2)	Dies time systems	V <sub>I(IN)</sub> = 5.5 V				0.6	1.5	
ι <sub>r</sub> ''	Rise time, output	V <sub>I(IN)</sub> = 2.7 V	$C_1 = 1 \mu F$ ,	T 0500		0.4	1	
t <sub>f</sub> (2)	Fall time and the	V <sub>I(IN)</sub> = 5.5 V	$R_L = 10 \Omega$	$T_J = 25^{\circ}C$	0.05		0.5	ms
Lf (-)	Fall time, output	V <sub>I(IN)</sub> = 2.7 V			0.05		0.5	ı
ENABL	E INPUT EN AND ENX							
V <sub>IH</sub>	High-level input voltage	$2.7 \text{ V} \le \text{V}_{\text{I(IN)}} \le 5.5 \text{ V}$			2			
$V_{IL}$	Low-level input voltage	$2.7 \text{ V} \le V_{I(IN)} \le 5.5 \text{ V}$					8.0	V
I	Input current	$V_{I(ENx)} = 0 \text{ V or } 5.5 \text{ V}$			-0.5		0.5	μΑ
$t_{on}^{(2)}$	Turnon time	$C_L = 100 \mu F$ , $R_L = 10 \Omega$					3	
t <sub>off</sub> (2)	Turnoff time	time $C_L = 100 \mu F, R_L = 10 \Omega$					10	ms
	ENT LIMIT							
	Chart aircuit autaut aurrant	V <sub>I(IN)</sub> = 5 V, OUT conr	nected to GND,	T <sub>J</sub> = 25°C	0.75	1	1.25	Λ.
los	Short-circuit output current	device enabled into sh		-40°C ≤ T <sub>J</sub> ≤ 125°C	0.7	1	1.3	Α
SUPPL	Y CURRENT (TPS2041B, TP	S2051B)			•			
Cupply	ourrent lew level output	No load on OUT, V <sub>I(E1</sub>	<sub>4x)</sub> = 5.5 V,	$T_J = 25^{\circ}C$		0.5	1	μΑ
Supply	current, low-level output	or $V_{I(ENx)} = 0 V$	,	-40°°C ≤ T <sub>J</sub> ≤ 125°C		0.5	5	μΑ
Cummlu	accompany binds laccal account	No load on OUT, VI(E)	$\frac{1}{1} = 0 \text{ V},$	T <sub>J</sub> = 25°C		43	60	
Supply	current, high-level output	or V <sub>I(ENx)</sub> = 5.5 V	,	-40°C ≤ T <sub>J</sub> ≤ 125°C		43	70	μA
Leakag	ge current	OUT connected to gro or V <sub>I(ENx)</sub> = 0 V	bund, $V_{I(\overline{ENX})} = 5.5 \text{ V},$	-40°C ≤ T <sub>J</sub> ≤ 125°C		1		μΑ
Revers	e leakage current	$V_{I(OUTx)} = 5.5 \text{ V}, IN = 6.5 \text{ V}$	ground <sup>(2)</sup>	T <sub>J</sub> = 25°C		0		μΑ
SUPPL	Y CURRENT (TPS2042B, TP	S2052B)						
0 1		N. I. OUT.V	5.5.1	T <sub>J</sub> = 25°C		0.5	1	
Supply	current, low-level output	No load on OUT, V <sub>I(E)</sub>	4x) = 5.5  V	-40°C ≤ T <sub>J</sub> ≤ 125°C		0.5	5	μΑ
0		No local as OUT 11	0.1/	T <sub>J</sub> = 25°C		50	70	
Supply	current, high-level output	No load on OUT, V <sub>I(E1</sub>	$\frac{4x}{}$ = 0 V	-40°C ≤ T <sub>J</sub> ≤ 125°C		50	90	μA
Leakag	ge current	OUT connected to gro	ound, V <sub>I(ENx)</sub> = 5.5 V	-40°C ≤ T <sub>J</sub> ≤ 125°C		1		μA
Rayers	e leakage current	V <sub>I(OUTx)</sub> = 5.5 V, IN =	T <sub>J</sub> = 25°C		0.2		μA	

<sup>(1)</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

<sup>(2)</sup> Not tested in production, specified by design.



over recommended operating junction temperature range,  $V_{I(IN)} = 5.5 \text{ V}$ ,  $I_O = 0.5 \text{ A}$ ,  $V_{I(/ENx)} = 0 \text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY CURRENT (TPS2043B, TI	PS2053B)				,	
Complete and a second and a second	No look or OUT V	T <sub>J</sub> = 25°C		0.5	2	
Supply current, low-level output	No load on OUT, $V_{I(ENx)} = 0 \text{ V}$	-40°C ≤ T <sub>J</sub> ≤ 125°C		0.5	10	μΑ
Cupply current high level cutput	No load on OUT V	T <sub>J</sub> = 25°C		65	90	
Supply current, high-level output	No load on OUT, $V_{I(ENx)} = 5.5 \text{ V}$	-40°C ≤ T <sub>J</sub> ≤ 125°C		65	110	μΑ
Leakage current	OUT connected to ground, V <sub>I(ENx)</sub> = 0 V	-40°C≤ T <sub>J</sub> ≤ 125°C		1		μΑ
Reverse leakage current	$V_{I(OUTx)} = 5.5 \text{ V}, INx = ground^{(3)}$	T <sub>J</sub> = 25°C		0.2		μΑ
SUPPLY CURRENT (TPS2044B, TI	PS2054B)					
Complete and and a second and a second	No load on OUT, $V_{I(\overline{ENX})} = 5.5 \text{ V}$ ,	T <sub>J</sub> = 25°C		0.5	2	
Supply current, low-level output	or $V_{I(ENx)} = 0 V$	-40°C ≤ T <sub>J</sub> ≤ 125°C		0.5	10	μΑ
Complete annual bink lavel autout	No load on OUT, $V_{I(\overline{ENx})} = 0 \text{ V},$	T <sub>J</sub> = 25°C		75	110	
Supply current, high-level output	or $V_{I(ENx)} = 5.5 \text{ V}$	-40°C ≤ T <sub>J</sub> ≤ 125°C		75	140	μΑ
Leakage current	OUT connected to ground, $V_{I(ENx)} = 5.5 \text{ V}$ , or $V_{I(ENx)} = 0 \text{ V}$	-40°C≤ T <sub>J</sub> ≤ 125°C		1		μΑ
Reverse leakage current	$V_{I(OUTx)} = 5.5 \text{ V}, INx = ground^{(3)}$	T <sub>J</sub> = 25°C		0.2		μΑ
UNDERVOLTAGE LOCKOUT						
Low-level input voltage, IN, INx			2		2.5	V
Hysteresis, IN, INx	$T_J = 25^{\circ}C$			75		mV
OVERCURRENT OC and OCx						
Output low voltage, V <sub>OL(/OCx)</sub>	$I_{O(OCx)} = 5 \text{ mA}$				0.4	V
Off-state current <sup>(3)</sup>	V <sub>O(<del>OCx</del>)</sub> = 5 V or 3.3 V				1	μΑ
OC deglitch <sup>(3)</sup>	OCx assertion or deassertion		4	8	15	ms
THERMAL SHUTDOWN (4)						
Thermal shutdown threshold <sup>(3)</sup>			135			°C
Recovery from thermal shutdown (3)			125			°C
Hysteresis (3)				10		°C

<sup>(3)</sup> Not tested in production, specified by design.

<sup>(4)</sup> The thermal shutdown only reacts under overcurrent conditions.




#### **DEVICE INFORMATION**

#### Terminal Functions (TPS2041B and TPS2051B)

		TERMINAL				
D	D AND DGN PACKAGE		DBV PACKAGE			DESCRIPTION
NAME	TPS2041B	TPS2051B	TPS2041B	TPS2051B		
EN	4	_	4	_	I	Enable input, logic low turns on power switch
EN	_	4	_	4	I	Enable input, logic high turns on power switch
GND	1	1	2	2		Ground
IN	2, 3	2, 3	5	5	I	Input voltage
<del>OC</del>	5	5	3	3	0	Overcurrent open-drain output, active-low
OUT	6, 7, 8	6, 7, 8	1	1	0	Power-switch output

#### Functional Block Diagram (TPS2041B and TPS2051B)



Note A: Current sense


Note B: Active low  $(\overline{\text{EN}})$  for TPS2041B; Active high (EN) for TPS2051B



#### Terminal Functions (TPS2042B and TPS2052B)

TERMINAL				DESCRIPTION	
NAME	TPS2042B	TPS2052B	I/O	DESCRIPTION	
EN1	3	-	I	Enable input, logic low turns on power switch IN-OUT1	
EN2	4	-	I	Enable input, logic low turns on power switch IN-OUT2	
EN1	-	3	I	Enable input, logic high turns on power switch IN-OUT1	
EN2	-	4	I	Enable input, logic high turns on power switch IN-OUT2	
GND	1	1		Ground	
IN	2	2	I	Input voltage	
OC1	8	8	0	Overcurrent, open-drain output, active low, IN-OUT1	
OC2	5	5	0	Overcurrent, open-drain output, active low, IN-OUT2	
OUT1	7	7	0	Power-switch output, IN-OUT1	
OUT2	6	6	0	Power-switch output, IN-OUT2	

#### Functional Block Diagram (TPS2042B and TPS2052B)



Note A: Current sense

Note B: Active low (ENx) for TPS2042B; Active high (ENx) for TPS2052B






#### Terminal Functions (TPS2043B and TPS2053B)

TERMINAL		1/0	DESCRIPTION		
NAME	TPS2043B	TPS2053B	I/O	DESCRIPTION	
EN1	3		I	Enable input, logic low turns on power switch IN1-OUT1	
EN2	4		I	Enable input, logic low turns on power switch IN1-OUT2	
EN3	7		I	Enable input, logic low turns on power switch IN2-OUT3	
EN1		3	I	Enable input, logic high turns on power switch IN1-OUT1	
EN2		4	ı	Enable input, logic high turns on power switch IN1-OUT2	
EN3		7	ı	Enable input, logic high turns on power switch IN2-OUT3	
GND	1, 5	1, 5		Ground	
IN1	2	2	I	Input voltage for OUT1 and OUT2	
IN2	6	6	I	Input voltage for OUT3	
NC	8, 9, 10	8, 9, 10		No connection	
OC1	16	16	0	Overcurrent, open-drain output, active low, IN1-OUT1	
OC2	13	13	0	Overcurrent, open-drain output, active low, IN1-OUT2	
OC3	12	12	0	Overcurrent, open-drain output, active low, IN2-OUT3	
OUT1	15	15	0	Power-switch output, IN1-OUT1	
OUT2	14	14	0	Power-switch output, IN1-OUT2	
OUT3	11	11	0	Power-switch output, IN2-OUT3	



#### Functional Block Diagram (TPS2043B and TPS2053B)



Note A: Current sense

Note B: Active low (ENx) for TPS2043B; Active high (ENx) for TPS2053B






#### Terminal Functions (TPS2044B and TPS2054B)

TERMINAL		TERMINAL		DESCRIPTION		
NAME	TPS2044B	TPS2054B	I/O	DESCRIPTION		
EN1	3	-	I	Enable input, logic low turns on power switch IN1-OUT1		
EN2	4	-	I	Enable input, logic low turns on power switch IN1-OUT2		
EN3	7	-	ļ	Enable input, logic low turns on power switch IN2-OUT3		
EN4	8	-	ļ	Enable input, logic low turns on power switch IN2-OUT4		
EN1	=	3	I	Enable input, logic high turns on power switch IN1-OUT1		
EN2	-	4	I	Enable input, logic high turns on power switch IN1-OUT2		
EN3	-	7	I	Enable input, logic high turns on power switch IN2-OUT3		
EN4	-	8	ļ	Enable input, logic high turns on power switch IN2-OUT4		
GND	1, 5	1, 5		Ground		
IN1	2	2	I	Input voltage for OUT1 and OUT2		
IN2	6	6	ļ	Input voltage for OUT3 and OUT4		
OC1	16	16	0	Overcurrent, open-drain output, active low, IN1-OUT1		
OC2	13	13	0	Overcurrent, open-drain output, active low, IN1-OUT2		
OC3	12	12	0	Overcurrent, open-drain output, active low, IN2-OUT3		
OC4	9	9	0	Overcurrent, open-drain output, active low, IN2-OUT4		
OUT1	15	15	0	Power-switch output, IN1-OUT1		
OUT2	14	14	0	Power-switch output, IN1-OUT2		
OUT3	11	11	0	Power-switch output, IN2-OUT3		
OUT4	10	10	0	Power-switch output, IN2-OUT4		



#### Functional Block Diagram (TPS2044B and TPS2054B)




Note A: Current sense

Note B: Active low (ENx) for TPS2044B; Active high (ENx) for TPS2054B



#### PARAMETER MEASUREMENT INFORMATION



**VOLTAGE WAVEFORMS** 

Figure 1. Test Circuit and Voltage Waveforms





Figure 2. Turnon Delay and Rise Time With 1-µF Load

Figure 3. Turnoff Delay and Fall Time With 1-µF Load





#### PARAMETER MEASUREMENT INFORMATION (continued)



 $\begin{array}{c} V_{I(EN)} \\ V_{I(EN)} \\ 5 \text{ V/div} \\ \end{array}$   $\begin{array}{c} R_L = 10 \ \Omega, \\ C_L = 100 \ \mu\text{F} \\ T_A = 25 ^{\circ}\text{C} \\ \end{array}$   $t - \text{Time} - 500 \ \mu\text{s/div}$ 

Figure 4. Turnon Delay and Rise Time With 100-µF Load








Figure 6. Short-Circuit Current, Device Enabled Into Short

Figure 7. Inrush Current With Different Load Capacitance



#### PARAMETER MEASUREMENT INFORMATION (continued)






Figure 8. 3-Ω Load Connected to Enabled Device

Figure 9. 2-Ω Load Connected to Enabled Device


#### **TYPICAL CHARACTERISTICS**




























#### TPS2044B/2054B SUPPLY CURRENT, OUTPUT DISABLED vs JUNCTION TEMPERATURE 0.5 II (IN) – Supply Current, Output Disabled – $\mu$ A 0.45 $V_1 = 5.5 \text{ V}$ $V_I = 5 V$ 0.4 0.35 0.3 $V_1 = 3.3 \text{ V}$ 0.25 0.2 0.15 0.1 0.05 0 -50 50 150 T<sub>J</sub> - Junction Temperature - °C Figure 21.


# STATIC DRAIN-SOURCE ON-STATE RESISTANCE



















#### APPLICATION INFORMATION

#### POWER-SUPPLY CONSIDERATIONS




Figure 28. Typical Application (Example, TPS2042B)

A 0.01-µF to 0.1-µF ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a 0.01-µF to 0.1-µF ceramic capacitor improves the immunity of the device to short-circuit transients.

#### **OVERCURRENT**

A sense FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault is present long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before  $V_{I(IN)}$  has been applied (see Figure 14 through Figure 17). The TPS204xB/TPS205xB senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react. After the current-limit circuit has tripped (reached the overcurrent trip threshold), the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded (see Figure 18 through Figure 21). The TPS204xB/TPS205xB is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

#### **OC RESPONSE**

The  $\overline{\text{OCx}}$  open-drain output is asserted (active low) when an overcurrent or overtemperature shutdown condition is encountered after a 10-ms deglitch timeout. The output remains asserted until the overcurrent or overtemperature condition is removed. Connecting a heavy capacitive load to an enabled device can cause a momentary overcurrent condition; however, no false reporting on  $\overline{\text{OCx}}$  occurs due to the 10-ms deglitch circuit. The TPS204xB/TPS205xB is designed to eliminate false overcurrent reporting. The internal overcurrent deglitch eliminates the need for external components to remove unwanted pulses.  $\overline{\text{OCx}}$  is not deglitched when the switch is turned off due to an overtemperature shutdown.






Figure 29. Typical Circuit for the OC Pin (Example, TPS2042B)

#### POWER DISSIPATION AND JUNCTION TEMPERATURE

The low on-resistance on the N-channel MOSFET allows the small surface-mount packages to pass large currents. The thermal resistances of these packages are high compared to those of power packages; it is good design practice to check power dissipation and junction temperature. Begin by determining the  $r_{DS(on)}$  of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $r_{DS(on)}$  from Figure 22. Using this value, the power dissipation per switch can be calculated by:

$$P_D = r_{DS(on)} \times I^2$$

Multiply this number by the number of switches being used. This step renders the total power dissipation from the N-channel MOSFETs.

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta,JA} + T_A$$

Where:

T<sub>A</sub>= Ambient temperature °C

 $R_{\theta,IA}$  = Thermal resistance

P<sub>D</sub> = Total power dissipation based on number of switches being used.

Compare the calculated junction temperature with the initial estimate. If they do not agree within a few degrees, repeat the calculation, using the calculated value as the new estimate. Two or three iterations are generally sufficient to get a reasonable answer.

#### THERMAL PROTECTION

Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The TPS204xB/TPS205xB implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises due to excessive power dissipation. Once the die temperature rises to approximately 140°C due to overcurrent conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 10°C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The  $\overline{OCx}$  open-drain output is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

#### **UNDERVOLTAGE LOCKOUT (UVLO)**

An undervoltage lockout ensures that the power switch is in the off state at power up. Whenever the input voltage falls below approximately 2 V, the power switch is quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed. The UVLO also keeps the switch from being turned on until the power supply has reached at least 2 V, even if the switch is enabled. On reinsertion, the power switch is turned on, with a controlled rise time to reduce EMI and voltage overshoots.

#### UNIVERSAL SERIAL BUS (USB) APPLICATIONS

The universal serial bus (USB) interface is a 12-Mb/s, or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply.

The USB specification defines the following five classes of devices, each differentiated by power-consumption requirements:

- Hosts/self-powered hubs (SPH)
- Bus-powered hubs (BPH)
- · Low-power, bus-powered functions
- High-power, bus-powered functions
- Self-powered functions

Self-powered and bus-powered hubs distribute data and power to downstream functions. The TPS204xB/TPS205xB can provide-power distribution solutions to many of these classes of devices.

#### **HOST/SELF-POWERED AND BUS-POWERED HUBS**

Hosts and self-powered hubs have a local power supply that powers the embedded functions and the downstream ports (see Figure 30 and Figure 31). This power supply must provide from 5.25 V to 4.75 V to the board side of the downstream connection under full-load and no-load conditions. Hosts and SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.




Figure 30. Typical One-Port USB Host / Self-Powered Hub






Figure 31. Typical Four-Port USB Host / Self-Powered Hub

Bus-powered hubs obtain all power from upstream ports and often contain an embedded function. The hubs are required to power up with less than one unit load. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This can be accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than one unit load. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

#### LOW-POWER BUS-POWERED AND HIGH-POWER BUS-POWERED FUNCTIONS

Both low-power and high-power bus-powered functions obtain all power from upstream ports; low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44  $\Omega$  and 10  $\mu$ F at power up, the device must implement inrush current limiting (see Figure 32).






Figure 32. High-Power Bus-Powered Function (Example, TPS2042B)

#### **USB POWER-DISTRIBUTION REQUIREMENTS**

USB can be implemented in several ways, and, regardless of the type of USB device being developed, several power-distribution features must be implemented.

- Hosts/self-powered hubs must:
  - Current-limit downstream ports
  - Report overcurrent conditions on USB V<sub>BUS</sub>
- Bus-powered hubs must:
  - Enable/disable power to downstream ports
  - Power up at <100 mA</li>
  - Limit inrush current (<44 Ω and 10 μF)</li>
- Functions must:
  - Limit inrush currents
  - Power up at <100 mA</li>

The feature set of the TPS204xB/TPS205xB allows them to meet each of these requirements. The integrated current-limiting and overcurrent reporting is required by hosts and self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs, as well as the input ports for bus-powered functions (see Figure 33 through Figure 36).






Figure 33. Hybrid Self / Bus-Powered Hub Implementation, TPS2041B/TPS2051B







Figure 34. Hybrid Self / Bus-Powered Hub Implementation, TPS2042B/TPS2052B





<sup>†</sup> USB rev 1.1 requires 120 μF per hub.

Figure 35. Hybrid Self / Bus-Powered Hub Implementation, TPS2043B/TPS2053B






Figure 36. Hybrid Self / Bus-Powered Hub Implementation, TPS2044B/TPS2054B



#### **GENERIC HOT-PLUG APPLICATIONS**

In many applications it may be necessary to remove modules or pc boards while the main unit is still operating. These are considered hot-plug applications. Such implementations require the control of current surges seen by the main power supply and the card being inserted. The most effective way to control these surges is to limit and slowly ramp the current and voltage being applied to the card, similar to the way in which a power supply normally turns on. Due to the controlled rise times and fall times of the TPS204xB/TPS205xB, these devices can be used to provide a softer start-up to devices being hot-plugged into a powered system. The UVLO feature of the TPS204xB/TPS205xB also ensures that the switch is off after the card has been removed, and that the switch is off during the next insertion. The UVLO feature insures a soft start with a controlled rise time for every insertion of the card or module.




Figure 37. Typical Hot-Plug Implementation (Example, TPS2042B)

By placing the TPS204xB/TPS205xB between the  $V_{CC}$  input and the rest of the circuitry, the input power reaches these devices first after insertion. The typical rise time of the switch is approximately 1 ms, providing a slow voltage ramp at the output of the device. This implementation controls system surge currents and provides a hot-plugging mechanism for any device.

#### **DETAILED DESCRIPTION**

#### **Power Switch**

The power switch is an N-channel MOSFET with a low on-state resistance. Configured as a high-side switch, the power switch prevents current flow from OUT to IN and IN to OUT when disabled. The power switch supplies a minimum current of 500 mA.

#### **Charge Pump**

An internal charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.7 V and requires little supply current.

#### **Driver**

The driver controls the gate voltage of the power switch. To limit large current surges and reduce the associated electromagnetic interference (EMI) produced, the driver incorporates circuitry that controls the rise times and fall times of the output voltage.

#### Enable (ENx)

The logic enable pin disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1  $\mu$ A or 2  $\mu$ A when a logic high is present on  $\overline{\text{EN}}$ . A logic zero input on  $\overline{\text{EN}}$  restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

SLVS514H-APRIL 2004-REVISED SEPTEMBER 2007



#### Enable (ENx)

The logic enable disables the power switch and the bias for the charge pump, driver, and other circuitry to reduce the supply current. The supply current is reduced to less than 1  $\mu$ A or 2  $\mu$ A when a logic low is present on ENx. A logic high input on ENx restores bias to the drive and control circuits and turns the switch on. The enable input is compatible with both TTL and CMOS logic levels.

#### Overcurrent (OCx)

The  $\overline{OCx}$  open-drain output is asserted (active low) when an overcurrent or overtemperature condition is encountered. The output remains asserted until the overcurrent or overtemperature condition is removed. A 10-ms deglitch circuit prevents the  $\overline{OCx}$  signal from oscillation or false triggering. If an overtemperature shutdown occurs, the  $\overline{OCx}$  is asserted instantaneously.

#### **Current Sense**

A sense FET monitors the current supplied to the load. The sense FET measures current more efficiently than conventional resistance methods. When an overload or short circuit is encountered, the current-sense circuitry sends a control signal to the driver. The driver in turn reduces the gate voltage and drives the power FET into its saturation region, which switches the output into a constant-current mode and holds the current constant while varying the voltage on the load.

#### **Thermal Sense**

The TPS204xB/TPS205xB implements a thermal sensing to monitor the operating temperature of the power distribution switch. In an overcurrent or short-circuit condition, the junction temperature rises. When the die temperature rises to approximately  $140^{\circ}$ C due to overcurrent conditions, the internal thermal sense circuitry turns off the switch, thus preventing the device from damage. Hysteresis is built into the thermal sense, and after the device has cooled approximately 10 degrees, the switch turns back on. The switch continues to cycle off and on until the fault is removed. The open-drain false reporting output  $(\overline{OCx})$  is asserted (active low) when an overtemperature shutdown or overcurrent occurs.

#### **Undervoltage Lockout**

A voltage sense circuit monitors the input voltage. When the input voltage is below approximately 2 V, a control signal turns off the power switch.



#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS2041BD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2041BDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2041BDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2041BDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2041BDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2041BDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2041BDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	TBD	Call TI	Call TI
TPS2041BDGN-ASY	OBSOLETE	MSOP- Power PAD	DGN	8		TBD	Call TI	Call TI
TPS2041BDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	TBD	Call TI	Call TI
TPS2041BDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	TBD	Call TI	Call TI
TPS2041BDGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	TBD	Call TI	Call TI
TPS2041BDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2041BDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2042BD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2042BDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2042BDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	TBD	Call TI	Call TI
TPS2042BDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	TBD	Call TI	Call TI
TPS2042BDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	TBD	Call TI	Call TI
TPS2042BDGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	TBD	Call TI	Call TI
TPS2042BDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2042BDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM





om 7-Dec-2007

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(5</sup>
TPS2043BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2043BDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2043BDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2043BDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2044BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2044BDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2044BDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2044BDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2051BD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2051BDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2051BDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2051BDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2051BDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2051BDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2051BDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	TBD	Call TI	Call TI
TPS2051BDGNG4	ACTIVE	MSOP- Power PAD	DGN	8	80	TBD	Call TI	Call TI
TPS2051BDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	TBD	Call TI	Call TI
TPS2051BDGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	TBD	Call TI	Call TI
TPS2051BDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2051BDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2052BD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2052BDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TPS2052BDGN	ACTIVE	MSOP- Power PAD	DGN	8	80	TBD	Call TI	Call TI
TPS2052BDGNG4	ACTIVE	MSOP-	DGN	8	80	TBD	Call TI	Call TI





.com 7-Dec-2007

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
		Power PAD						
TPS2052BDGNR	ACTIVE	MSOP- Power PAD	DGN	8	2500	TBD	Call TI	Call TI
TPS2052BDGNRG4	ACTIVE	MSOP- Power PAD	DGN	8	2500	TBD	Call TI	Call TI
TPS2052BDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2052BDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2053BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2053BDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2053BDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2053BDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2054BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2054BDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2054BDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2054BDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on



#### **PACKAGE OPTION ADDENDUM**

7-Dec-2007


incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



i.com 19-Mar-2008


#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

ΛΩ	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2041BDBVR	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2041BDBVT	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2041BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2041BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2042BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2042BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2043BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2044BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2051BDBVR	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2051BDBVT	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2051BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2051BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2052BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2052BDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2053BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2053BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2054BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TPS2054BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2041BDBVR	SOT-23	DBV	5	3000	195.0	200.0	45.0
TPS2041BDBVT	SOT-23	DBV	5	250	195.0	200.0	45.0
TPS2041BDR	SOIC	D	8	2500	346.0	346.0	29.0
TPS2041BDR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2042BDR	SOIC	D	8	2500	346.0	346.0	29.0
TPS2042BDR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2043BDR	SOIC	D	16	2500	333.2	345.9	28.6
TPS2044BDR	SOIC	D	16	2500	333.2	345.9	28.6
TPS2051BDBVR	SOT-23	DBV	5	3000	195.0	200.0	45.0
TPS2051BDBVT	SOT-23	DBV	5	250	195.0	200.0	45.0
TPS2051BDR	SOIC	D	8	2500	346.0	346.0	29.0
TPS2051BDR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2052BDR	SOIC	D	8	2500	346.0	346.0	29.0
TPS2052BDR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2053BDR	SOIC	D	16	2500	346.0	346.0	33.0
TPS2053BDR	SOIC	D	16	2500	333.2	345.9	28.6
TPS2054BDR	SOIC	D	16	2500	346.0	346.0	33.0
TPS2054BDR	SOIC	D	16	2500	333.2	345.9	28.6

# DBV (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-178 Variation AA.



# DGN (S-PDSO-G8)

# PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">https://www.ti.com</a>.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.




# THERMAL PAD MECHANICAL DATA DGN (S-PDS0-G8)

#### THERMAL INFORMATION

This PowerPAD  $^{\text{M}}$  package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

# DGN (R-PDSO-G8) PowerPAD™



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# D (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G16)


# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



# D(R-PDSO-G16)



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated