

# **N-Channel Power MOSFET**

800V, 9.5A, 1.05Ω

### **FEATURES**

- Low R<sub>DS(ON)</sub> 1.05Ω (Max.)
- Low gate charge typical @ 53nC (Typ.)
- Improve dV/dt capability
- Pb-free plating
- Compliant to RoHS Directive 2011/65/EU and in accordance to WEE 2002/96/EC
- Halogen-free according to IEC 61249-2-21 definition

APP	LICAT	ION
,		

- Power Supply
- Lighting

KEY PERFORMANCE PARAMETERS			
PARAMETER	VALUE	UNIT	
$V_{DS}$	800	V	
R <sub>DS(on)</sub> (max)	1.05	Ω	
$Q_g$	53	nC	





ABSOLUTE MAXIMUM RATINGS (T <sub>A</sub> = 25°C unless otherwise noted)					
PARAMETER		SYMBOL	TO-220	ITO-220	UNIT
Drain-Source Voltage		$V_{DS}$	800		V
Gate-Source Voltage		$V_{GS}$	±30		V
Continuous Drain Current (Note 1)	T <sub>C</sub> = 25°C	1	9.5 5.7		А
Continuous Diain Current	T <sub>C</sub> = 100°C	I <sub>D</sub>			
Pulsed Drain Current (Note 2)		I <sub>DM</sub>	38		Α
Total Power Dissipation @ T <sub>C</sub> = 25°C		P <sub>DTOT</sub>	290	48	W
Single Pulsed Avalanche Energy		E <sub>AS</sub>	267		mJ
Single Pulsed Avalanche Current		I <sub>AS</sub>	10		Α
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	- 55 to +150		°C

THERMAL PERFORMANCE				
PARAMETER	SYMBOL	TO-220	ITO-220	UNIT
Junction to Case Thermal Resistance	R <sub>eJC</sub>	0.43	2.6	°C/W
Junction to Ambient Thermal Resistance	$R_{\Theta JA}$	62.5		°C/W

**Notes:**  $R_{\Theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistances. The case thermal reference is defined at the solder mounting surface of the drain pins.  $R_{\Theta JA}$  is guaranteed by design while  $R_{\Theta CA}$  is determined by the user's board design.  $R_{\Theta JA}$  shown below for single device operation on FR-4 PCB with minimum recommended footprint in still air.



# Taiwan Semiconductor

ELECTRICAL SPECIFICAT	TIONS (T <sub>A</sub> = 25°C unles	s otherwise no	oted)			
PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Static (Note 3)						
Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	BV <sub>DSS</sub>	800			V
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	$V_{GS(TH)}$	2.0		4.0	V
Gate Body Leakage	$V_{GS} = \pm 30, V_{DS} = 0V$	I <sub>GSS</sub>			±100	nA
Zero Gate Voltage Drain Current	V <sub>DS</sub> = 800V, V <sub>GS</sub> = 0V	I <sub>DSS</sub>			10	μA
Drain-Source On-State Resistance	$V_{GS} = 10V, I_D = 4.75A$	R <sub>DS(on)</sub>		0.9	1.05	Ω
Forward Transconductance	$V_{DS} = 30V, I_D = 4.75A$	g <sub>fs</sub>		6.3		S
Dynamic (Note 4)						
Total Gate Charge		$Q_g$		53		
Gate-Source Charge	$V_{DS} = 640V, I_{D} = 9.5A,$	$Q_{gs}$		10		nC
Gate-Drain Charge	V <sub>GS</sub> = 10V	$Q_{gd}$		23		
Input Capacitance	25/1/	C <sub>iss</sub>		2336		
Output Capacitance	$V_{DS} = 25V, V_{GS} = 0V,$ f = 1.0MHz	C <sub>oss</sub>		214		pF
Reverse Transfer Capacitance	1 - 1.0ivii iz	$C_{rss}$		29		
Switching (Note 5)						
Turn-On Delay Time		t <sub>d(on)</sub>		63		
Turn-On Rise Time	V <sub>DS</sub> = 400V, V <sub>GS</sub> = 10V	t <sub>r</sub>		62		
Turn-Off Delay Time	$R_G = 25\Omega$ , $I_D = 9.5A$	t <sub>d(off)</sub>		256		ns
Turn-Off Fall Time		t <sub>f</sub>		72		
Source-Drain Diode (Note 3)						
Forward On Voltage	I <sub>S</sub> = 9.5A, V <sub>GS</sub> = 0V	$V_{SD}$			1.5	V
Reverse Recovery Time	I <sub>S</sub> = 9.5A, V <sub>GS</sub> = 0V	t <sub>rr</sub>		450		ns
Reverse Recovery Charge	$dI_F/dt = 100A/\mu s$	Q <sub>rr</sub>		5.3		μC

#### Notes:

- 1. Current limited by package.
- 2. Pulse width limited by the maximum junction temperature.
- 3. L = 5mH,  $I_{AS}$  = 10A,  $V_{DD}$  = 50V,  $R_{G}$  = 25 $\Omega$ , Starting  $T_{J}$  = 25 $^{\circ}$ C 100% Eas Test Condition: L = 5mH,  $I_{AS}$  = 5A,  $V_{DD}$  = 50V,  $R_{G}$  = 25 $\Omega$ , Starting  $T_{J}$  = 25 $^{\circ}$ C
- 4. Pulse test: PW  $\leq$  300 $\mu$ s, duty cycle  $\leq$  2%.
- 5. For DESIGN AID ONLY, not subject to production testing.
- 6. Switching time is essentially independent of operating temperature.



Taiwan Semiconductor

# ORDERING INFORMATION

PART NO.	PACKAGE	PACKING
TSM10N80CZ C0G	TO-220	50pcs / Tube
TSM10N80CI C0G	ITO-220	50pcs / Tube




0

10

## CHARACTERISTICS CURVES

 $(T_C = 25^{\circ}C \text{ unless otherwise noted})$ 



On-Resistance vs. Drain Current


20

30


VDS - Drain-to-Source Voltage (V)

40


50




**On-Resistance vs. Junction Temperature** 




#### **Transfer Characteristics**



**Gate Charge** 



**Source-Drain Diode Forward Voltage** 







## CHARACTERISTICS CURVES

 $(T_C = 25^{\circ}C \text{ unless otherwise noted})$ 


## **Drain Current vs. Case Temperature**




#### **Maximum Safe Operating Area**




### **Maximum Safe Operating Area (ITO-220)**



BV<sub>DSS</sub> vs. Junction Temperature



## Capacitance vs. Drain-Source Voltage







## CHARACTERISTICS CURVES

(T<sub>C</sub> = 25°C unless otherwise noted)

## Normalized Thermal Transient Impedance, Junction-to-Ambient




### Normalized Thermal Transient Impedance, Junction-to-Ambient(ITO-220)








# PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)



## MARKING DIAGRAM



**G** = Halogen Free Product

Y = Year Code


**WW** = Week Code (01~52)

F = Factory Code






## PACKAGE OUTLINE DIMENSIONS (Unit: Millimeters)



## MARKING DIAGRAM



**G** = Halogen Free Product

Y = Year Code

**WW** = Week Code (01~52)

F = Factory Code



Taiwan Semiconductor

### **Notice**

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Taiwan Semiconductor:

TSM10N80CI COG TSM10N80CZ CO TSM10N80CZ COG