

128Kx32 5V NOR FLASH MODULE, SMD 5962-94716

FEATURES


- Access Times of 50**, 60, 70, 90, 120, 150ns
- Packaging:
 - 66 pin, PGA Type, 1.075 inch square, Hermetic Ceramic HIP (Package 400)
 - 68 lead, Hermetic CQFP (G2U), 22.4mm (0.880 inch) square, 3.56mm (0.140 inch) high (Package 510)
 - 68 lead, Hermetic CQFP (G2L), 22.4mm (0.880 inch) square, 4.06mm (0.160 inch) high (Package 528)
- Sector Architecture
 - 8 equal size sectors of 16KBytes each
 - Any combination of sectors can be concurrently erased. Also supports full chip erase
- 100,000 Erase/Program Cycles Typical, 0°C to +70°C
- Organized as 128Kx32
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Programming. 5V ± 10% Supply
- Low Power CMOS, 1mA Standby Typical
- Embedded Erase and Program Algorithms
- TTL Compatible Inputs and CMOS Outputs
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Page Program Operation and Internal Program Control Time
- Weight
 - WF128K32-XG2LX5 - 8 grams typical
 - WF128K32-XG2UX5 - 8 grams typical
 - WF128K32-XH1X5 - 13 grams typical

Note: For programming information refer to Flash Programming 1M5 Application Note.

* This product is subject to change without notice.


** The access time of 50ns is available in Industrial and Commercial temperature ranges only.

FIGURE 1 – PIN CONFIGURATION FOR WF128K32N-XH1X5





TOP VIEW



I/O ₀₋₃₁	Data Inputs/Outputs
A ₀₋₁₆	Address Inputs
WE _{1-4#}	Write Enables
CS _{1-4#}	Chip Selects
OE#	Output Enable
V _{cc}	Power Supply
GND	Ground
NC	Not Connected

The diagram illustrates the parallel access to four 128K x 8 memory banks. At the top, there are four sets of control signals: WE₁#, CS₁#, WE₂#, CS₂#, WE₃#, CS₃#, and WE₄#, CS₄#. A common OE# line is connected to all four banks. A common A0-16 line is connected to all four banks. Each bank is labeled '128K x 8'. Below each bank, there is an 8-bit bus (indicated by a double arrow with '8' and a diagonal slash) connecting to a specific I/O range: I/O0-7, I/O8-15, I/O16-23, and I/O24-31.

ABSOLUTE MAXIMUM RATINGS (1)

Parameter		Unit
Operating Temperature	-55 to +125	°C
Supply Voltage Range (V_{CC})	-2.0 to +7.0	V
Signal voltage range (any pin except A9) (2)	-2.0 to +7.0	V
Storage Temperature Range	-65 to +150	°C
Lead Temperature (soldering, 10 seconds)	+300	°C
Data Retention Mil Temp	10 years	
Endurance (write/erase cycles) Mil Temp	10,000 cycles min.	
A9 Voltage for sector protect (V_{ID}) (3)	-2.0 to +14.0	V

NOTES:

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may overshoot V_{SS} to -2.0 V for periods of up to 20ns. Maximum DC voltage on output and I/O pins is $V_{CC} + 0.5V$. During voltage transitions, outputs may overshoot to $V_{CC} + 2.0 V$ for periods of up to 20ns.
- Minimum DC input voltage on A9 pin is -0.5V. During voltage transitions, A9 may overshoot V_{SS} to -2V for periods of up to 20ns. Maximum DC input voltage on A9 is +13.5V which may overshoot to 14.0 V for periods up to 20ns.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V_{CC}	4.5	5.5	V
Input High Voltage	V_{IH}	2.0	$V_{CC} + 0.3$	V
Input Low Voltage	V_{IL}	-0.5	+0.8	V
Operating Temp. (Mil.)	T_A	-55	+125	°C
A9 Voltage for Sector Protect	V_{ID}	11.5	12.5	V

CAPACITANCE
 $T_a = +25^{\circ}\text{C}$

Parameter	Symbol	Conditions	Max	Unit
OE# capacitance	C_{OE}	$V_{IN} = 0V, f = 1.0 \text{ MHz}$	50	pF
WE1-4# capacitance HIP (PGA) H1	C_{WE}	$V_{IN} = 0V, f = 1.0 \text{ MHz}$	20	pF
CQFP G2U/G2L			15	
CS1-4# capacitance	C_{CS}	$V_{IN} = 0V, f = 1.0 \text{ MHz}$	20	pF
Data# I/O capacitance	$C_{I/O}$	$V_{I/O} = 0V, f = 1.0 \text{ MHz}$	20	pF
Address input capacitance	C_{AD}	$V_{IN} = 0V, f = 1.0 \text{ MHz}$	50	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS – CMOS COMPATIBLE
 $V_{CC} = 5.0V, V_{SS} = 0V, -55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$


Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	I_{LI}	$V_{CC} = 5.5, V_{IN} = \text{GND to } V_{CC}$		10	μA
Output Leakage Current	I_{LOx32}	$V_{CC} = 5.5, V_{IN} = \text{GND to } V_{CC}$		10	μA
V_{CC} Active Current for Read (1)	I_{CC1}	$CS\# = V_{IL}, OE\# = V_{IH}$		140	mA
V_{CC} Active Current for Program or Erase (2)	I_{CC2}	$CS\# = V_{IL}, OE\# = V_{IH}$		200	mA
V_{CC} Standby Current	I_{CC3}	$V_{CC} = 5.5, CS\# = V_{IH}, f = 5\text{MHz}$		6.5	mA
V_{CC} Static Current	I_{CC4}	$V_{CC} = 5.5, CS\# = V_{IH}$		0.6	mA
Output Low Voltage	V_{OL}	$I_{OL} = 8.0 \text{ mA}, V_{CC} = 4.5$		0.45	V
Output High Voltage	V_{OH1}	$I_{OH} = -2.5 \text{ mA}, V_{CC} = 4.5$	$0.85 \times V_{CC}$		V
Output High Voltage	V_{OH2}	$I_{OH} = -100 \mu\text{A}, V_{CC} = 4.5$	$V_{CC} - 0.4$		V
Low V_{CC} Lock Out Voltage	V_{LKO}		3.2		V

NOTES:

- The I_{CC} current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 2 mA/MHz, with OE# at V_{IH} .
- I_{CC} active while Embedded Algorithm (program or erase) is in progress.
- DC test conditions: $V_{IL} = 0.3V, V_{IH} = V_{CC} - 0.3V$

AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, CS# CONTROLLED
 $V_{CC} = 5.0V, V_{SS} = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter	Symbol		-50		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{AVAV}	t_{WC}	50		60		70		90		120		150		ns
WE# Setup Time	t_{WLEL}	t_{WS}	0		0		0		0		0		0		ns
CS# Pulse Width	t_{ELEH}	t_{CP}	25		30		35		45		50		50		ns
Address Setup Time	t_{AVEL}	t_{AS}	0		0		0		0		0		0		ns
Data Setup Time	t_{DVEH}	t_{DS}	25		30		30		45		50		50		ns
Data Hold Time	t_{EHDX}	t_{DH}	0		0		0		0		0		0		ns
Address Hold Time	t_{ELAX}	t_{AH}	40		45		45		45		50		50		ns
WE# Hold from WE# High	t_{EHWH}	t_{WH}	0		0		0		0		0		0		ns
CS# Pulse Width High	t_{EHEL}	t_{CPH}	20		20		20		20		20		20		ns
Duration of Programming Operation	t_{WHWH1}		14		14		14		14		14		14		μs
Duration of Erase Operation	t_{WHWH2}		2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	sec
Read Recovery before Write	t_{GHLEL}		0		0		0		0		0		0		ns
Chip Programming Time				12.5		12.5		12.5		12.5		12.5		12.5	sec

FIGURE 4 – AC TEST CIRCUIT

AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

Notes:
 V_Z is programmable from -2V to +7V.

 I_{OL} & I_{OH} programmable from 0 to 16mA.

Tester Impedance $Z_0 = 75 \Omega$.

 V_Z is typically the midpoint of V_{OH} and V_{OL} .

 I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.

AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, WE# CONTROLLED
 $V_{CC} = 5.0V, V_{SS} = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$


Parameter	Symbol		-50		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{AVAV}	t _{WC}	50		60		70		90		120		150		ns
Chip Select Setup Time	t _{ELWL}	t _{CS}	0		0		0		0		0		0		ns
Write Enable Pulse Width	t _{WLWH}	t _{WP}	25		30		35		45		50		50		ns
Address Setup Time	t _{AVWL}	t _{AS}	0		0		0		0		0		0		ns
Data Setup Time	t _{DVWH}	t _{DS}	25		30		30		45		50		50		ns
Data Hold Time	t _{WHDH}	t _{DH}	0		0		0		0		0		0		ns
Address Hold Time	t _{WLAX}	t _{AH}	40		45		45		45		50		50		ns
Chip Select Hold Time	t _{WHEH}	t _{CH}	0		0		0		0		0		0		ns
Write Enable Pulse Width High	t _{WHWL}	t _{WPH}	20		20		20		20		20		20		ns
Duration of Byte Programming Operation (min)	t _{WHWH1}		14		14		14		14		14		14		μs
Sector Erase Time	t _{WHWH2}		2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	sec
Read Recovery Time Before Write	t _{GHWL}		0		0		0		0		0		0		ns
V _{CC} Setup Time		t _{VCS}	50		50		50		50		50		50		μs
Chip Programming Time				12.5		12.5		12.5		12.5		12.5		12.5	sec
Output Enable Setup Time		t _{OES}	0		0		0		0		0		0		ns
Output Enable Hold Time (1)		t _{OEH}	10		10		10		10		10		10		ns


1. For Toggle and Data Polling.

AC CHARACTERISTICS – READ ONLY OPERATIONS
 $V_{CC} = 5.0V, V_{SS} = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$


Parameter	Symbol		-50		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{AVAV}	t _{RC}	50		60		70		90		120		150		ns
Address Access Time	t _{AVQV}	t _{ACC}		50		60		70		90		120		150	ns
Chip Select Access Time	t _{ELQV}	t _{CE}		50		60		70		90		120		150	ns
OE# to Output Valid	t _{GLQV}	t _{OE}		25		30		35		40		50		55	ns
Chip Select to Output High Z (1)	t _{EHQZ}	t _{DF}		20		20		20		25		30		35	ns
OE# High to Output High Z (1)	t _{GHQZ}	t _{DF}		20		20		20		25		30		35	ns
Output Hold from Address, CS# or OE# Change, whichever is first	t _{AXQX}	t _{OH}	0		0		0		0		0		0		ns

1. Guaranteed by design, not tested.

FIGURE 5 – AC WAVEFORMS FOR READ OPERATIONS


**FIGURE 6 – WRITE/ERASE/PROGRAM OPERATION, WE# CONTROLLED****NOTES:**

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. D7# is the output of the complement of the data written to the device (for each chip).
4. DOUT is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.

FIGURE 7 – AC WAVEFORMS CHIP/SECTOR ERASE OPERATIONS

Notes:

1. SA is the sector address for Sector Erase.




FIGURE 8 – AC WAVEFORMS FOR DATA# POLLING DURING EMBEDDED ALGORITHM OPERATIONS


FIGURE 9 – WRITE/ERASE/PROGRAM OPERATION, CS# CONTROLLED

NOTES:


1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3. D7# is the output of the complement of the data written to the device (for each chip).
4. DOUT is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.

PACKAGE 400 – 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H1)


ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES




PACKAGE 510 – 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2U)



The White 68 lead G2U CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2U has the TCE and lead inspection advantage of the CQFP form.

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

PACKAGE 528 – 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2L)


ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION

W F 128K32 X - XXX X X 5 X

MICROSEMI CORPORATION _____

FLASH _____

Organization, 128K x 32 _____

User configurable as 256K x 16 or 512K x 8

IMPROVEMENT MARK _____

N = No Connect at pin 8, 21, 28 and 39 in HIP for Upgrade

ACCESS TIME (ns) _____

PACKAGE TYPE: _____

H1 = 1.075" sq. Ceramic Hex In-line Package, HIP (Package 400)

G2U = 22.4mm Ceramic Quad Flat Pack, Low Profile CQFP (Package 510)

G2L = 22.4mm Ceramic Quad Flat Pack, Low Profile CQFP (Package 528)

DEVICE GRADE: _____

Q = MIL - STD 883C Compliant

M = Military Screened -55°C to +125°C

I = Industrial -40°C to +85°C

C = Commercial 0°C to + 70°C

V_{PP} Programming Voltage _____

5 = 5V

LEAD FINISH: _____

Blank = Gold plated leads

A = Solder dip leads

DEVICE TYPE	SPEED	PACKAGE	SMD NO.
128K x 32 Flash	150ns	66 pin HIP (H1)	5962-94716 01H8X
128K x 32 Flash	120ns	66 pin HIP (H1)	5962-94716 02H8X
128K x 32 Flash	90ns	66 pin HIP (H1)	5962-94716 03H8X
128K x 32 Flash	70ns	66 pin HIP (H1)	5962-94716 04H8X
128K x 32 Flash	60ns	66 pin HIP (H1)	5962-94716 05H8X
128K x 32 Flash	150ns	68 lead CQFP (G2U)	5962-94716 01HNX
128K x 32 Flash	120ns	68 lead CQFP (G2U)	5962-94716 02HNX
128K x 32 Flash	90ns	68 lead CQFP (G2U)	5962-94716 03HNX
128K x 32 Flash	70ns	68 lead CQFP (G2U)	5962-94716 04HNX
128K x 32 Flash	60ns	68 lead CQFP (G2U)	5962-94716 05HNX
128K x 32 Flash	150ns	68 lead CQFP (G2L)	5962-94716 01HAX
128K x 32 Flash	120ns	68 lead CQFP (G2L)	5962-94716 02HAX
128K x 32 Flash	90ns	68 lead CQFP (G2L)	5962-94716 03HAX
128K x 32 Flash	70ns	68 lead CQFP (G2L)	5962-94716 04HAX
128K x 32 Flash	60ns	68 lead CQFP (G2L)	5962-94716 05HAX

Note 1: Package Not Recommended For New Design

Document Title

128Kx32 5V NOR FLASH MODULE, SMD 5962-94716

Revision History

Rev #	History	Release Date	Status
Rev 10	Changes (Pg. 1-16) 10.1 Change document layout from White Electronic Designs to Microsemi 10.2 Add document Revision History page	June 2011	Final
Rev 11	Changes (Pg. 1, 16) 11.1 Add "NOR" to headline	August 2011	Final