

790717



# Z16017/Z16M17 SL1868 PCMCIA-16 INTERFACE

## FEATURES

Device	RAM* (KB)	Speed MHz
Z16017 - 1868	256	20
Z16M17 - 1868	256	20

Note: \*General-Purpose

### Translation Capabilities

- PCMCIA to IDE Translation
- IDE to IDE Mapping, Pass Through Mode
- Direct Memory Access (DMA) Support

### Supports Multiple Applications

- 256 Bytes of Attribute Memory
- Five Configuration Registers
- Three Additional Registers to Support EEPROM Programming
- Three Programmable Memory or I/O Map Ranges
- Conforms to PCMCIA Standards
- EXCA Register Compatible

## GENERAL DESCRIPTION

The Z16017/Z16M17 is a general-purpose PCMCIA adaptor chip used on the card side of the interface. The Z16017/Z16M17 contains special circuitry for PCMCIA-to-ATA/IDE applications, but easily configures to all types of memory and I/O mapped peripheral hardware, supporting a wide variety of PC card applications.

The Z16017/Z16M17 can be used in a stand-alone configuration without the use of a local processor by providing all of the attribute memory, CCRs, range, and interrupt types through a serial EEPROM. The serial EEPROM is read automatically using an internal EEPROM sequencer. The Z16017 can also be configured by a local processor if used in intelligent controller systems.

The Z16017/Z16M17 provides for the PCMCIA to ATA/IDE translation, ATA/IDE to ATA/IDE mapping, or PCMCIA to three general-purpose maps.

The Z16017/Z16M17 supports three general-purpose maps and one special map for PCMCIA to ATA/IDE translations.

**COPY ONLY**

**MAY 26 1998**

**NO UPDATE**

\*Z1LG500159\*

**GENERAL DESCRIPTION (Continued)**

**Notes:** All Signals with a preceding front slash, "/", are active Low, e.g., B/W (WORD is active Low); /BW (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V <sub>CC</sub>	V <sub>DD</sub>
Ground	GND	V <sub>SS</sub>




Figure 1. Z16017/Z16M17 Functional Block Diagram

The Z16017/Z16M17 supports three general-purpose maps and one special map for PCMCIA to ATA/IDE translations.

### Address Mapping Circuit




Figure 2. Connection Block Diagram

The Z16017/Z16M17 ICs can become an EEPROM interface master or a local processor slave. There are two independent sequencer circuits in the IC to provide for the master and slave operation.




Figure 3. Serial Interface Diagram

The Z16017/Z16M17 ICs provides the five standard PCMCIA registers. Four additional registers have been added

to provide for remote programming of the EEPROM and Revision Control Status Information.




Figure 4. Attribute and Configuration Memory Diagram

PIN DESCRIPTION




Figure 5. Z1601720ASC1868 100-Pin VQFP Package Diagram




Figure 6. Z16M1720ASC1868 100-Pin VQFP Package Diagram

### ABSOLUTE MAXIMUM RATINGS

Sym	Description	Min	Max	Unit
$V_{CC}$	Supply Voltage*	-0.3	+7.0	V
$T_{STG}$	Storage Temp.	-65°	+150°	C
$T_A$	Oper. Ambient Temp.	0°	+70°	C

Note: \*Voltages on all pins with respect to GND.

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.

### STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted (See Figure 7).




Figure 7. Test Load Diagram

**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Unit	Min Value	Max Value
Supply Voltage	$V_{DD}$	V	-0.5	7.0
Input Voltage	$V_I$	V	-0.5	$V_{DD} + 0.5$
Output Voltage	$V_O$	V	-0.5	$V_{DD} + 0.5$
Storage Temperature	$T_{STG}$	C	-40	+125
Temperature Under Bias	TBIAS	C	-25	+85

**DC ELECTRICAL CHARACTERISTICS**
 $V_{CC} = 3.3V \pm 300mV, T_A = 0C \text{ to } 70C$ 

Symbol	Parameter	Unit	Min Value	Max Value	Conditions
$V_{IH}$	Input High Voltage	V	$0.7 V_{CC}$	$V_{CC}$	
$V_{IL}$	Input Low Voltage	V	-0.3	$0.1 V_{CC}$	
$V_{OH}$	Output High Voltage	V	1.8		$I_{OH} = -4 \text{ mA}$
$V_{OH}$	Output High Voltage	V	$V_{CC} - 100mV$		$I_{OH} = 100 \mu A$
$V_{OL}$	Output Low Voltage	V		0.4	$I_{OL} = 4 \text{ mA}$
$V_{RH}$	Reset Input High Voltage	V	$0.8 V_{CC}$	$V_{CC}$	
$V_{RI}$	Reset Input Low Voltage	V	-0.3	$0.1 V_{CC}$	
$I_{IL}$	Input Leakage	$\mu A$	-2	2	Test at 0V, $V_{CC}$
$I_{OL}$	Output Leakage	$\mu A$	-2	2	Test at 0V, $V_{CC}$
$I_{IR}$	Reset Input Current	$\mu A$		-80	$V_{RL} = 0V$
$I_{CC}$	Supply Current [1]	mA		4	@ 20 MHz
$I_{CC1}$	Standby Current [2]	$\mu A$		300	

**Note:**

- Inputs driven to 0V, outputs floating
- EN\_PADs bit set and PC\_MCLK\_IN = 0, EE\_SK = 0

 $V_{CC} = 5.0V \pm 10\%, T_A = 0C \text{ to } 70C$ 

Symbol	Parameter	Unit	Min Value	Max Value	Conditions
$V_{IH}$	Input High Voltage	V	2.0	$V_{CC}$	
$V_{IL}$	Input Low Voltage	V	-0.3	0.8	
$V_{OH}$	Output High Voltage	V	2.4		$I_{OH} = -6 \text{ mA}$

$V_{CC} = 5.0V \pm 10\%$ ,  $T_A = 0C$  to  $70C$

Symbol	Parameter	Unit	Min Value	Max Value	Conditions
$V_{OH}$	Output High Voltage	V	$V_{CC} - 100mV$		$I_{OH} = 100 \mu A$
$V_{OL}$	Output Low Voltage	V		0.4	$I_{OL} = 6 mA$
$V_{RH}$	Reset Input High Voltage	V	3.8	$V_{CC}$	
$V_{RI}$	Reset Input Low Voltage	V	-0.3	0.8	
$I_{IL}$	Input Leakage	$\mu A$	-2	2	Test at 0V, $V_{CC}$
$I_{OL}$	Output Leakage	$\mu A$	-2	2	Test at 0V, $V_{CC}$
$I_{IR}$	Reset Input Current	$\mu A$		-80	$V_{RL} = 0V$
$I_{CC}$	Supply Current [3]	mA		5	@ 20 MHz
$I_{CC1}$	Standby Current [4]	$\mu A$		350	

**Note:**

3. Inputs driven to 0V, outputs floating
4. EN\_PADs bit set and PC\_MCLK\_IN = 0, EE\_SK = 0


### 3.3V TIMING CONSIDERATIONS

All delays need to be multiplied by a factor of 1.5.

**INTERNAL ATTRIBUTE MEMORY TIMING (@ 5V)**


(Speed Version: 300 ns)

No	Symbol	Parameter	Min	Max	Units
1	TcR	Read Cycle Time	300		ns
2	TaA	Address Access Time		300	ns
3	TaCE	Card Enable Time		300	ns
4	TaOE	Output Enable Access Time		150	ns
5	TdisCE	Output Disable Time from CE		100	ns
6	TdisOE	Output Disable Time from OE		100	ns
7	TenCE	Output Enable Time from CE	5		ns
8	TenOE	Output Enable Time from OE	5		ns
9	TvA	Data Valid from Address Change	0		ns
10	TsuA	Address Setup Time	30		ns
11	ThA	Address Hold Time	20		ns
12	TsuCE	Card Enable Setup Time	0		ns
13	ThCE	Card Enable Hold Time	20		ns
14	TvWToe	Wait Valid from OE		35	ns
15	TwWT	Wait Pulse Width		12	μs
16	TvWT	Data Setup for Wait Released	0		ns



**Note:** /PC\_REG is active Low for Attribute Memory reads only.

**Figure 8. PCMCIA Read Memory Timing, No Wait States**




Note: /PC\_REG is active Low for Attribute Memory reads only.

Figure 9. PCMCIA Read Memory Timing, Wait State Enabled


**PCMCIA MEMORY WRITE TIMING (@ 5V)**

No	Sym	Parameter	200 ns		150 ns		100 ns		Units
			Min	Max	Min	Max	Min	Max	
17	TcW	Write Cycle Time	200		150		100		ns
18	TwWE	Write Pulse Width	120		80		60		ns
19	TsuA	Address Setup Time	20		20		10		ns
20	TsuAwe	Address Setup Time for WE	140		100		70		ns
21	TsuCwe	Card Enable Setup Time for WE	140		100		70		ns
22	TsuDwe	Data Setup Time for WE	60		50		40		ns
23	ThD	Data Hold Time	30		20		15		ns
24	TrecWE	Write Recover Time	30		20		15		ns
25	TdisOwe	Output Disable Time from WE		90		75		50	ns
26	TdisOE	Output Disable Time from OE		90		75		50	ns
27	TenWE	Output Enable Time from WE	5		5		5		ns
28	TsuCwe	Output Enable Setup from WE	10		10		10		ns
29	ThCwe	Card Enable Hold from WE	10		10		10		ns
30	TsuCE	Card Enable Setup Time	0		0		0		ns
31	ThCE	Card Enable Hold Time	20		20		15		ns
32	TvWTwe	Wait Valid from WE		35		35		35	ns
33	TwWT	Wait Pulse Width		12		12		12	µs
34	TvWT	WE High from Wait Released	0		0		0		ns



**Note:** PC\_REG is active Low for Attribute Memory reads only.

**Figure 10. PCMCIA Write Memory Timing, No Wait States**



**Note:** /PC\_REG is active Low for Attribute Memory reads only.

**Figure 11. PCMCIA Write Memory Timing, Wait State Enabled**

**I/O READ TIMING SPECIFICATION (@ 5V)**

No	Symbol	Parameter	Min	Max	Units
35	TdIORD	Data Delay After IORD	100		ns
36	ThIORD	Data Hold Following IORD	0		ns
37	twIORD	IORD Width Time	165		ns
38	TsuAiord	Address Setup Before IORD	70		ns
39	ThAiord	Address Hold Following IORD	20		ns
40	TsuCEiord	CE Setup Before IORD	5		ns
41	ThCEiord	CE Hold Following IORD	20		ns
42	TsuRGiord	REG Setup before IORD	5		ns
43	ThRGiord	REG Hold Following IORD	0		ns
44	TdIPKiord	INPACK Delay to IORD	0	45	ns
45	TdIPKiord	INPACK Delay from IORD		45	ns
46	TdIOISad	IOIS16 Delay from Address		35	ns
47	TdIOISadr	IOIS16 Delay Rise from Address		35	ns
48	TdWiord	Wait Delay from IORD		35	ns
49	TdWTr	Data Delay from Wait Rising		35	ns
50	TwWT	Wait Width Time		12	μs





Figure 12. I/O Read Timing

**I/O WRITE TIMING SPECIFICATION (@ 5V)**

No	Symbol	Parameter	Min	Max	Units
51	TsuIOWR	Data Setup before IOWR	60		ns
52	ThIOWR	Data Hold after IOWR	30		ns
53	TwIOWR	IOWR Width Time	165		ns
54	TsuAiwR	Address Setup to IOWR	70		ns
55	ThAiwR	Address Hold after IOWR	20		ns
56	TsuCEiowr	CE Setup before IOWR	5		ns
57	ThCEiowr	CE Hold after IOWR	20		ns
58	TsuRGIowr	REG Setup before IOWR	5		ns
59	ThRGIowr	REG Hold after IOWR	0		ns
60	TdIOISadr	IOIS16 Delay Falling from Address		35	ns
61	TIdIOISadr	IOIS16 delay Rising from Address		35	ns
62	TdWTiowr	Wait Delay Falling from IOWR		35	ns
63	TwWT	Wait Width Timing		12	μs


**Figure 13. I/O Write Timing**

Z16017/Z16M17 DEVICE SKEW TIMING (@ 5V)

No	Symbol	Parameter	Min	Max	Units
64	TskADR	Address Skew		25	ns
65	TskI/Of	I/O Fall Skew		25	ns
66	TskI/Or	I/O Rise Skew		25	ns
67	TskMEMf	Mem Fall Skew		25	ns
68	TskMEMr	Mem Rise Skew		25	ns




Figure 14. SKEW Timing Between PCMCIA and ATA/IDE or Peripheral Bus




Figure 15. Z16017/Z16M17 Slew Delay Derating Curve (Typical)

**SERIAL INTERFACE TIMING (@ 5V)**

No	Symbol	Parameter	Min	Max	Units
69	TpMCKin	Master Clock In Period	50		ns
70	TsuCS	CS Setup to CLK time	25		ns
71	ThCS	CS Hold after CLK	0		ns
72	ThDout	Data Hold Time	10		ns
73	TsuDout	Data Setup Time	25		ns
74	ThDin	Data Hold Time	0		ns
75	TsuDin	Data Setup Time	25		ns
76	TpCKw	Clock Period, Master	200		ns
77	TpCKs	Clock Period, Slave	200		ns







Figure 16. Master Mode Read EPROM Timing



Slave Read Command



Slave Write Command



Slave Timing

Figure 17. Slave Interface Timing (Read)

## PRECAUTIONS

The Z16017/Z16M17 is identifiable by its part number, or by identification "0100 0000" as read back from register 23H (Revision Control Register) or register 7F6H as seen through the PCMCIA interface.

---

### Pre-Characterization Product:

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or non-conformance with some aspects of the CPS may be found,

either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

---

### Low Margin:

Customer is advised that this product does not meet Zilog's internal guardbanded test policies for the specification requested and is supplied on an exception basis. Customer is cautioned that delivery may be uncertain and that, in addition to all other limitations on

Zilog liability stated on the front and back of the acknowledgement, Zilog makes no claim as to quality and reliability under the CPS. The product remains subject to standard warranty for replacement due to defects in materials and workmanship.

---

© 1996 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave.  
Campbell, CA 95008-6600  
Telephone (408) 370-8000  
FAX 408 370-8056  
Internet: <http://www.zilog.com>