

88-Ball Parallel NOR and PSRAM MCP **Features**

Parallel NOR and PSRAM 88-Ball MCP Combination Memory

MT38W1011A90YZQXZI.XB8, MT38W2011A90YZQXZI.X68, MT38W2011A901ZQXZI.X68, MT38W2011A501ZQXZI.X68


Features

- Micron® Parallel NOR Flash and PSRAM compo-
- RoHS-compliant, "green" package
- Space-saving multichip package (MCP)
- Low-voltage operation (1.70–1.95V)
- Industrial temperature range: -40°C to +85°C

NOR Flash-Specific Features

- Multiple-bank, Parallel NOR Flash memory
- Synchronous/asynchronous read
 - Synchronous burst read mode: 66 MHz
 - Random access times: 70ns
 - Asynchronous page read mode: 20ns
- Programming times
 - 10µs by word (TYP) for fast factory program
 - Fast program with 9VV_{PP}
 - Double/quadruple word program option
- · Memory blocks
 - Multiple bank memory array: 4Mb banks
 - Top or bottom location parameter blocks¹
- · Synchronous burst read suspend
- Dual operations
 - Program erase in 1 bank, read in others
 - No delay between READ and WRITE operations
- · Block locking
 - All blocks locked at power-up
 - Any combination of blocks can be locked
 - WP# for block lock-down
- Security
 - 128-bit user programmable OTP cells
 - 64-bit unique device number
- Common Flash interface
- 100,000 PROGRAM/ERASE cycles per block
- Electronic signature
 - Manufacturer code: 20h
 - 32Mb Flash code: 8814h (top): 8815h (bottom)
 - 64Mb Flash code: 8810h (top): 8811h (bottom)

Figure 1: MCP Block Diagram



PSRAM-Specific Features

- Asynchronous modes (read and write)
- Random access: 70ns
- Asynchronous page read mode: 20ns³
- Partial-array self refresh (PAR)³
- Deep power-down (DPD) mode³
- Automatic temperature-compensated self-refresh $(TCR)^3$

1. Contact factory for availability of version.

- 2. For physical part markings, see Part Numbering Information (page 2).
- 3. Available only for MT38W2011A901ZQXZI.X68 and MT38W2011A501ZQXZI.X68.



88-Ball Parallel NOR and PSRAM MCP Features

Part Numbering Information

Micron NOR MCP devices are available in different configurations and densities. The NOR MCP part numbering system is available at www.micron.com/numbering.

Figure 2: Part Number Chart




Table 1: Part Descriptions

| Part Number | NOR Density | PSRAM Density |
|------------------------|-------------|-----------------|
| MT38W2011A901ZQXZI.X68 | 64Mb | 16Mb Async/Page |
| MT38W2011A501ZQXZI.X68 | 64Mb | 16Mb Async/Page |
| MT38W1011A90YZQXZI.XB8 | 32Mb | 16Mb Async only |
| MT38W2011A90YZQXZI.X68 | 64Mb | 16Mb Async only |

Device Marking

Due to the size of the package, the Micron-standard part number is not printed on the top of the device. Instead, an abbreviated device mark consisting of a 5-digit alphanumeric code is used. The abbreviated device marks are cross-referenced to the Micron part numbers at the FBGA Part Marking Decoder site: www.micron.com/decoder. To view the location of the abbreviated mark on the device, refer to customer service note CSN-11, "Product Mark/Label," at www.micron.com/csn.



88-Ball Parallel NOR and PSRAM MCP MCP General Description

MCP General Description

Micron MCP products combine NOR Flash and PSRAM devices in a single MCP.

Operational characteristics for the NOR Flash and PSRAM devices are found in the standard data sheets for each of the discrete devices.

Recommended operating conditions do not allow more than one device to be active at a time. A common example of this scenario is running simultaneous READ operations on the NOR device and on the PSRAM device. Doing this results in data bus contention. To prevent this, one device must be High-Z when reading the selected device.

NOR Flash device is the with M58WR032KT/B or M58WR064KT/B. For device specifications and complete Micron NOR Flash features documentation, contact your local Micron sales office.

PSRAM device is the W965K6GKA. For device specifications and complete PSRAM features documentation, contact your local Micron sales office.



88-Ball Parallel NOR and PSRAM MCP Ball Assignments and Descriptions

Ball Assignments and Descriptions

Figure 3: 88-Ball TFBGA (NOR x16; PSRAM x16) Ball Assignments

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | | | |
|---|--------------------|--------------------|------------|-------------------------|--------------------|--------------------|--------------------|--------------------|--|--|--|
| Α | DNU | DNU | | | | | DNU | DNU | | | |
| В | O A4 | | ○ A19 | $\bigvee_{V_{SS}}$ | V_{DDF} | O NC | O A21 | O A11 | | | |
| С | | LB# | O NC | $\bigvee_{V_{SS}}^{JS}$ | NC NC | CLK | O NC | O A12 | | | |
| D | O A3 | O A17 | O NC | V _{PP} | ○ WE# | CE# | O A9 | O A13 | | | |
| Ε | O A2 | O A7 | O NC | WP# | O ADV# | O A20 | ○ A10 | O A15 | | | |
| F | O A1 | O A6 | UB# | RP# | WE# | O A8 | O A14 | O A16 | | | |
| G | O A0 | O DQ8 | O DQ2 | O DQ10 | O DQ5 | O DQ13 | WAIT | O NC | | | |
| Н | OE# | DQ0 | O DQ1 | DQ3 | O DQ12 | O DQ14 | O DQ7 | O NC | | | |
| J | O NC | OE# | O DQ9 | O DQ11 | O DQ4 | O DQ6 | O DQ15 | V _{DDQF} | | | |
| K | CE# | ONU | DNU | O NC | V_{DDP} | O NC | V_{DDQF} | O NC | | | |
| L | $\bigvee_{V_{SS}}$ | $\bigvee_{V_{SS}}$ | V_{DDQF} | V_{DDF} | $\bigvee_{V_{SS}}$ | $\bigvee_{V_{SS}}$ | $\bigvee_{V_{SS}}$ | $\bigvee_{V_{SS}}$ | | | |
| М | DNU | DNU | 2241 | 551 | | | DNU | DNU | | | |
| - | Flash PSRAM | | | | | | | | | | |

4



88-Ball Parallel NOR and PSRAM MCP Ball Assignments and Descriptions

Table 2: x16 NOR Ball Descriptions

| Symbol | Alternate Symbol | Туре | Description |
|-----------------|---------------------|--------|--|
| CE# | E# | Input | Chip enable: Activates the memory control logics, input buffers, decoders, and sense amplifiers. When CE# is LOW and RESET is HIGH, the device is in active mode. When HIGH, the NOR device is deselected, the outputs are High-Z, and the power consumption is reduced to the standby level. |
| OE# | G# | Input | Output enable: Controls data outputs during NOR bus READ operations. |
| WE# | W# | Input | Write enable: Controls the bus WRITE operation of the NOR command interface. The data and address inputs are latched on the rising edge of CE# or WE#, whichever occurs first. |
| WP# | | Input | Write protect: Provides additional hardware protection for each block. When WP# is LOW, lock-down is enabled and the protection status of the locked-down blocks cannot be changed. When WP# is HIGH, lock-down is disabled and the locked-down blocks can be locked or unlocked. |
| RP# | | Input | Reset: Provides a hardware reset of the memory. When RP# is LOW, the device is in reset mode; the outputs are High-Z and the current consumption is reduced to IDD2. After RP#, all blocks are in the locked state and the configuration register is reset. When RP# is HIGH, the device is in normal operation. Upon exiting reset mode, the device enters asynchronous read mode, but a negative transition of CE# or L# is required to ensure valid data outputs. |
| CLK | | Input | Clock |
| ADV# | | Input | Latch enable |
| WAIT | | Output | WAIT data in burst mode |
| V _{PP} | | Supply | Both a NOR control input and power supply pin. The two functions are selected by the voltage range applied to the pin. When $V_{PP} = 0V - V_{DDQF}$, it functions as a control input. In this case, a voltage lower than V_{PPLKF} provides absolute protection against program or erase, while $V_{PP} > V_{PP1F}$ enables these functions. V_{PP} is only sampled at the beginning of a program or erase; a change in its value after the operation has started does not have any effect, and PROGRAM or ERASE operations continue. When V_{PP} is in the range of V_{PPH} , it acts as a power supply pin. In this condition, V_{PP} must be stable until the program/erase algorithm is completed. |
| V_{DDF} | | Supply | Flash core power supply |
| V_{DDQF} | | Supply | Flash I/O power supply. |



88-Ball Parallel NOR and PSRAM MCP Ball Assignments and Descriptions

Table 3: x16 PSRAM Ball Descriptions

| Symbol | Alternate Symbol | Туре | Description |
|--------------------|---------------------|--------|---|
| CE# | E# | Input | Chip enable: When LOW, CE# activates the memory state machine, address buffers and decoders, enabling READ and WRITE operations. When HIGH, all other pins are ignored and the device is automatically put in low-power standby mode. |
| OE# | G# | Input | Output enable: Provides high-speed, tri-state control, enabling fast READ and WRITE cycles to be achieved with the common I/O data bus. |
| WE# | W# | Input | Write enable: Controls the bus WRITE operation. |
| UB# | | Input | Upper byte enable: Gates the data on the upper byte data I/Os (DQ[15:8]) to or from the upper part of the selected address during a WRITE or READ operation. |
| LB# | | Input | Lower byte enable: Gates the data on the lower byte data I/Os (DQ[7:0]) to or from the lower part of the selected address during a WRITE or READ operation. |
| V_{DDP} | | Supply | PSRAM power supply. |

Table 4: NOR/PSRAM Shared Ball Descriptions

| Symbol | Туре | Description | | | |
|-----------------|---------------|--|--|--|--|
| A[MAX:0] | Input | Address: Select the cells in the memory array to access during bus READ operations. During bus WRITE operations they control the commands sent to the command interface of NOR memory program/erase controller, and they select the cells to access in the PSRAM. | | | |
| DQ[15:0] | Input/ Output | Data inputs/outputs: The bidirectional I/Os output the data stored at the selected address during a NOR bus READ operation or inputs a command or the data to be programmed during a bus WRITE operation. The upper byte data inputs/outputs carry the data to or from the upper part of the selected address during a PSRAM WRITE or READ operation, when UB# is driven LOW. Likewise, the lower byte data I/Os carry the data to or from the lower part of the selected address during a WRITE or READ operation, when LB# is driven LOW. | | | |
| Symbol | Туре | Description | | | |
| V _{SS} | Supply | Shared ground. | | | |
| Symbol | Туре | Description | | | |
| NC | _ | Not connected. | | | |
| DNU | _ | Do not use. | | | |



88-Ball Parallel NOR and PSRAM MCP Electrical Specifications

Electrical Specifications

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 5: Absolute Maximum Ratings

| Parameters/Conditions | Symbol | Min | Max | Unit |
|--|---------------------|------|------|-------|
| Ambient operating temperature | T _A | -40 | 85 | °C |
| | T _{BIAS} | -40 | 85 | °C |
| Storage temperature range | T _{STG} | -55 | 125 | °C |
| Input voltage | V _{IN} | -0.2 | 2.45 | V |
| PSRAM core & I/O supply voltage | V_{DDP} | -0.2 | 2.45 | V |
| Flash core supply voltage | V_{DDF} | -0.2 | 2.45 | V |
| Flash I/O supply voltage | V_{DDQF} | -0.2 | 2.45 | V |
| Flash V _{PP} program voltage | V _{PP} | -0.2 | 10 | V |
| Output short circuit current | I _O | _ | 100 | mA |
| Time for V _{PP} at V _{PPH} | ^t VPPH | _ | 100 | hours |

Table 6: Recommended Operating Conditions

| Parameters | Symbol | Min | Max | Unit |
|--|------------------|------|-------------------------|------|
| PSRAM core & I/O supply voltage | V _{DDP} | 1.70 | 1.95 | V |
| Flash core supply voltage | V _{DDF} | 1.70 | 1.95 | V |
| Flash I/O supply voltage | V_{DDQF} | 1.70 | 1.95 | V |
| Flash V _{PP} supply voltage (application environment) | V _{PP} | -0.4 | V _{DDQF} + 0.4 | V |
| Flash V _{PP} supply voltage (factory environment) | V _{PP} | 8.5 | 9.5 | V |
| Operating temperature range | _ | -40 | +85 | °C |



88-Ball Parallel NOR and PSRAM MCP **Electrical Specifications**

Table 7: Operating Modes - Standard Asynchronous Operation

X = "Don't Care"

| | Flash | | | | | PSRAM | | | | | Shared | | |
|---------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------------------------|-------------------|
| Operation | RP# | CE# | OE# | WE# | ADV# | CLK ¹ | CE# | OE# | WE# | UB# | LB# | ADQ[15:0] | WAIT ² |
| Flash | • | • | • | | | | • | | | • | | | |
| READ | V _{IH} | V _{IL} | V _{IL} | V _{IH} | V _{IH} | V_{IL} | V _{IH} | Х | Х | Х | X | Address in/ data out | Low-Z |
| WRITE | V _{IH} | V _{IL} | V _{IH} | V _{IL} | V _{IH} | V _{IL} | V _{IH} | Х | Х | Х | Х | Address in/ data in | Low-Z |
| ADDRESS LATCH | V _{IH} | V _{IL} | V _{IH} | Х | V _{IL} | V _{IL} | V _{IH} | Х | Х | Х | Х | Data out or High-Z ³ | Low-Z |
| OUTPUT DISABLE | V _{IH} | V _{IL} | V _{IH} | V _{IH} | V _{IH} | V _{IL} | V _{IH} | Х | Х | Х | Х | High-Z | Low-Z |
| STANDBY | V _{IH} | V _{IH} | Х | Х | Х | V _{IL} | An | y PSRA | M mod | e allow | /ed | High-Z | High-Z |
| RESET | V _{IL} | Х | Х | Х | Х | V _{IL} | | | | | | High-Z | High-Z |
| PSRAM | • | | | | | | | | | | | | |
| READ | Х | V _{IH} | Х | Х | _/ | V _{IL} | V _{IL} | V _{IL} | V _{IH} | V _{IL} | V _{IL} | Address in/ data out | Low-Z |
| WRITE | Х | V _{IH} | Х | Х | _/ | V _{IL} | V _{IL} | V _{IH} | V _{IL} | V _{IL} | V _{IL} | Address in/ data in | High-Z |
| OUTPUT DISABLE (No operation) | Х | V _{IH} | Х | Х | Х | Х | V _{IL} | V _{IH} | Х | Х | Х | High-Z | Low-Z |
| DEEP POWER DOWN ⁴ | | An | y Flash | mode a | llowed | | V _{IH} | Х | Х | Х | Х | High-Z | High-Z |
| STANDBY | | | | | | | V _{IH} | Х | Х | Х | Х | High-Z | High-Z |


- Notes: 1. CLK must remain LOW when the PSRAM device is operating in asynchronous mode.
 - 2. For the Flash device, WAIT polarity is configured using the SET CONFIGURATION REGIS-TER command.
 - 3. See the NOR data sheet for more information.
 - 4. The device enters deep power-down mode by driving the CE# from LOW to HIGH, with bit 4 of the RCR set to 0. The device remains in deep power-down mode until CE# goes LOW again and is held LOW for ^tDPDX.



88-Ball Parallel NOR and PSRAM MCP Device Diagrams

Device Diagrams

Figure 4: 88-Ball Functional Block Diagram (NOR with PSRAM)







88-Ball Parallel NOR and PSRAM MCP Package Dimensions

Package Dimensions

Figure 5: 88-Ball TFBGA (Package Code: ZQ)





Note: 1. All dimensions are in millimeters.



88-Ball Parallel NOR and PSRAM MCP Revision History

Revision History

Rev. B - 09/14

• Revised ballout signals: V_{DD} to V_{DDP} and V_{DDF} ; V_{DDQ} to V_{DDQF} ; and L# to ADV#

Rev. A - 04/14

· Initial release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.