

Three Phase Motor Driver with Speed Discriminator

Description

The HA13601S is hall sensorless three-phase brushless DC motor driver for HDD and has the following functions and features.


Functions

- 3-phase motor drive circuit (2.0 A/phase)
- Start up circuit
- Digital servo system
- Digital ready circuit
- Power off brake circuit
- Booster circuit
- Current limit circuit
- Start monitor circuit
- Motor on/off (Included chip enable)
- Internal protector (OTSD, LVI)

Features


- Hall sensorless motor driving system
- Low on voltage; 1.0 V max.
(@ $I_O = 1.0$ A)
- Applicable for 4.0 MHz clock
- Small surface mount package ($\theta_{j-c} \leq 7^\circ\text{C/W}$)

HA13601S



(MP-26DT)

Block Diagram



External Components

Parts No.	Recommended Value	Purpose	Notes
R ₁₀₁	1 MΩ	Oscillation	
R ₁₀₂	—	Neutral filter	
R _{NF}	—	Current sensing	5
R ₁	≤ 10 kΩ	Integral constants	4
R ₂	—		
C ₁₀₁	10 μF and 0.1 μF	Power supply by-passing	
C ₁₀₂	0.1 μF	Control amp phase compensation	
C ₁₀₃ , C ₁₀₄ , C ₁₀₅	0.01 μF	Output filter	
C ₁₀₆ , C ₁₀₇	10 pF	Oscillation	
C ₁₀₈	—	VCO time constants	1, 2
C ₁₀₉	—	Neutral filter	
C ₁₁₁ , C ₁₁₂	0.01 μF	Booster	
C ₁₁₃	0.47 μ	Booster & Brake set up time	
C ₁	—	Integral constants	4
C ₂	—		
X'tal	—	Oscillation	3

Notes: 1. The VCO frequency f_{VCO} should be satisfied with the following equation.

$$f_{VCO} = 5 \cdot \sqrt{\frac{P \cdot J}{K_T \cdot I_O}} \quad \text{.....(1)}$$

where,

J : moment of inertia (kg • cm • s²)
P : number of poles in the motor
K_T : Torque constant (kg = cm/A)
I_O : Output maximum current (A)

2. The OSC frequency f_{OSC} is determined by the following equation.

$$f_{OSC} = 555.6 N_O \cdot P \cdot D \quad \text{.....(2)}$$

where,

N_O : Standard rotation speed (rpm)
D : Dividing ratio on divider (D = 1/4)

3. The integral constant can be designed as follows:

$$\omega_o \leq \frac{2\pi}{10 \cdot 4} \times \frac{N_O}{60} \times \frac{P}{2} \quad \text{.....(3)}$$

$$\frac{R_2}{R_1} = \frac{4}{9.55} \times \frac{R_{NF} \cdot J \cdot \omega_o \cdot N_O}{V_{R1} \cdot K_T \cdot G_{CTL}} \quad \text{.....(4)}$$

$$R_1 \leq 25 \text{ k}\Omega \quad \text{.....(5)}$$

$$C_1 = 1 / (\sqrt{10} \cdot \omega_o \cdot R_2) \text{ [F]} \quad \text{.....(6)}$$

$$C_2 = 10 \cdot C_1 \text{ [F]} \quad \text{.....(7)}$$

where,

G_{CTL} : gain from pin T to pin Z (see electrical characteristics)

4. Some motors require these components.

5. Output maximum current I_{OMAX} is determined by the following equation.


$$I_{OMAX} = V_{ref1} / R_{NF} \quad \text{.....(8)}$$

where,


V_{ref1} : Current limiter reference voltage



Timing Chart



Running



Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Rating	Unit	Notes
Power supply voltage	V _{CC}	7.0	V	1
Input voltage	V _{IN}	V _{CC}	V	2
Output current	I _O	2.0	A	3
Power dissipation	P _T	5	W	4
Junction temperature	T _j	+150	°C	5
Storage temperature	T _{stg}	-55 to +125	°C	

The absolute maximum ratings are limiting values, to be applied individually, beyond which the device may be permanently damaged. Functional operation under any of these conditions is not guaranteed. Exposing a circuit to its absolute maximum rating for extended periods of time may affect the device's reliability.

- Notes:
1. Operating voltage range is 4.25 V to 6.5 V.
 2. Applied to MTRON and VCOIN inputs.
 3. Operating locus must be within the ASO.
ASO of upper and lower power transistors are shown in figure 1 in references.
 4. Value at T_C = 136°C
Thermal resistance is shown below.
 $\theta_{j-c} \leq 7^{\circ}\text{C/W}$, $\theta_{j-a1} \leq 15^{\circ}\text{C/W}$ (using Fe board), $\theta_{j-a2} \leq 62^{\circ}\text{C/W}$ (Using epoxy board)
 5. Operating junction temperature is T_{jop} = 0°C to +125°C

Electrical Characteristics (Ta = 25°C, V_{CC} = 5.0 V)

Block	Item	Symbol	Min	Typ	Max	Unit	Test conditions	Appli- cable Terminal	Notes
Total	Quiescent current	I _{CC1}	—	8	12	mA	Pin K = 0.0 V	A	
		I _{CC2}	—	0.1	1.0		Pin K = 5.0 V		
MITRON	Input low voltage	V _{IL}	—	—	1.5	V		K	
	Input high voltage	V _{IH}	3.5	—	—				
	Input low current	I _{IL}	—	—	±10	μA			
	Input high current	I _{IH}	—	—	±10				
Output amp.	Leak current	I _{CER1}	—	—	1.0	mA	V _{CE} = 7 V	U, V, W	
	On voltage	V _{OS(ON)}	—	—	1.0	V	I _O = 1.0 A		1
	On Resistance	R _{DS(ON)}	—	0.6	1.0	Ω	I _O = 1.0 A		
	Current reference voltage limiter	V _{ref1}	225	250	275	mV	R _{NF} = 1.0 Ω	Z	2
VCO	Threshold voltage	V _{th1}	—	3.0	—	V		M	3
	Threshold voltage	V _{th2}	—	1.0	—				
	Sink current	I _{ts1}	40	50	60	μA	R ₁ = 6.2 kΩ	M	
	Source current	I _{st1}	40	50	60		Pin L = 5.0 V		
	Leak voltage	I _{CER2}	—	—	±5	μA	Pin J = 5.0 V	M	
B.EMF Amp	Min. input sensitivity	V _{min}	30	—	—	mV _{p-p}		G, H, I	
Control amp	Gain	G _{ctl}	-7	-9	-11	dB		T, Z	
	Internal reference	V _{ref2}	2.1	2.3	2.5	V			
Oscillator	Frequency error	f _{err}	—	—	±0.1	%	X'tal = 4 MHz	N, O	
Speed disci	Operating frequency	f _{osc}	—	—	8	MHz		N, O	
	Count number	N	—	2084	—	—			5
Charge pump	R ₁ set-up voltage	V	1.15	1.25	1.35	V	R ₁ = 6.2 kΩ	S	
	Charge current	I _{CH}	42	50	58	μA	R ₁ = 6.2 kΩ	T	
	Discharge current	I _{DIS}	-42	-50	-58		Pin T = 1.0 V		
	Leak current	I _{CER3}	—	—	±50	nA			
	Current ratio	I _{rat}	0.9	1.0	1.1	—	t _{rat} = I _{CH} /I _{DIS}		
Start monitor	Output high voltage	V _{OH1}	V _{CC} - 0.4	—	—	V	I _O = -1.0 mA	J	
	Output low voltage	V _{OL1}	—	—	0.4		I _O = 1.0 mA		
Ready	Output high voltage	V _{OH2}	V _{CC} - 0.4	—	—	V	I _O = -1.0 mA	R	4
	Output low voltage	V _{OL2}	—	—	0.4		I _O = 1.0 mA		
LVI	Recovery voltage	V _{LVI}	—	3.5	4.0	V			
Booster	Clamp voltage	V _{clamp}	V _{CC} + 7	V _{CC} + 9	V _{CC} + 11	V			B
	Set up voltage	V _{su}	V _{CC} + 3	—	V _{CC} + 4				
Brake	Start time	T _{br}	TBD	500	TBD	ms	C ₁₁₃ = 0.47 μF	U, V, W	
OTSD	Operating temperature	T _{TSD}	125	150	—	°C			5
	Hysteresis temperature	T _{hys}	—	25	—				

Notes: 1. Sum of upper and lower TRS.

2. The reference voltage V_{ref2} is measured from pin A to pin Z.

3. See timing chart.

4. Ready output becomes high while the rotation speed error is smaller than 1%.

5. Design guide only



References




Figure 1 ASO of Output Stages