

Key Features

- Ultra Low EMI, -20dB Better Than FCC Class-B @ 300MHz
- High Efficiency up to 90% @1W with an 8Ω
 Speaker
- Shutdown Current <1µA</p>
- 3W@10% THD Output with a 4Ω Load at 5V Supply
- Demanding Few External Components
- Superior Low Noise without Input
- Supply Voltage from 2.8V to 5.5 V
- Short Circuit Protection
- Thermal Shutdown
- Available in Space Saving Packages: 1.45mmx1.45mm WCSP9, MSOP-8, DFN 3x3
- Pb-Free Package

Applications

- Cellular Phones/Smart Phones
- MP4/MP3
- GPS
- Digital Photo Frame
- Electronic Dictionary
- Portable Game Machines


General Description

The PAM8303D is a 3W mono filterless class-D amplifier with high PSRR and differential input that eliminate noise and RF rectification.

Features like 90% efficiency and small PCB area make the PAM8303D class-D amplifier ideal for cellular handsets. The filterless architecture requires no external output filter, fewer external components, less PCB area and lower system costs, and simplifies application design.


The PAM8303D features short circuit protection and thermal shutdown.

The PAM8303D is available in 9-ball WCSP, MSOP-8 and DFN 3x3 8-pin packages.




EMI vs Frequency

Typical Application Circuit






Block Diagram



Pin Configuration & Marking Information

9 Ball WCSP Top View



Marking

BC YW


BC: Product Code of PAM8303D

Y: Year W: Week



Pin Configuration & Marking Information






X: Internal Code

Y: Year W: Week

MSOP-8 Top View



Pin Number	Pin name	Description	
1	OUT+	Positive BTL output	
2	PVDD	Power supply	
3	VDD	Analog power supply	
4	IN-	Negative differential input	
5	IN+	Positive differential input	
6	SD	Shutdown terminal ,active low	
7	GND	Ground	
8	OUT-	Negative BTL output	





Absolute Maximum Ratings

These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for prolonged time periods may affect device reliability. All voltages are with respect to ground.

Supply Voltage	Storage Temperature65°C to 150°C
Input Voltage0.3V to V _{DD} +0.3V	Soldering Temperature250°C,10 sec
Junction Temperature	

Recommended Operating Conditions

Supply voltage Range	2.8V to 5.5V	Ambient Operation Temperature20°C to 85°C
Max. Supply Voltage (for Max. du	uration of	
30 minutes)	6 4V	

Thermal Information

Parameter	Symbol	Package	Maximum	Unit
		WCSP 1.45x1.45	90-220	°C/W
Thermal Resistance (Junction to ambient)	$\theta_{ extsf{JA}}$	MSOP	180	°C/W
(ourioner to unisient)		DFN 3x3	47.9	°C/W
Thermal Resistance	Δ	MSOP	40	°C/W
(Junction to case)	$\theta_{ extsf{JC}}$	DFN 3x3	NA	°C/W

Note: For the 9-pin CSP package, the thermal resistance is highly dependent on the PCB heat sink area. For example, the θ_{ja} can equal to 195°C/W with 50mm² total area or 135°C/W with 500mm² area. When using ground and power planes, the value is around 90°C/W.





Electrical Characteristic

 T_A =25°C, V_{DD} =5V, Gain=2V/V, R_L =L(33 μ H)+R+L(33 μ H), unless otherwise noted.

Symbol	Parameter	Test Cor	nditions		MIM	TYP	MAX	UNIT
V_{DD}	Supply Voltage			2.8		5.5	V	
			V _{DD} =5.0V	2.85	3.0			
		THD+N=10%,f=1kHz, R=4Ω		V _{DD} =3.6V	1.65	1.8		W
				V _{DD} =3.2V	1.20	1.35		
		THD+N=1%,f=1kHz, R=4Ω		V _{DD} =5.0V	2.50	2.66		W
				V _{DD} =3.6V	1.15	1.3		
Po	Output Power			V_{DD} =3.2 V	0.85	1		
PO	Output Power			V _{DD} =5.0V	1.65	1.8		
		THD+N=10%,f=1kHz	, R=8Ω	V_{DD} =3.6 V	0.75	0.9		W
				V _{DD} =3.2V	0.55	0.7		
		THD+N=1%,f=1kHz, R=8 Ω V _{DD} =3.6		V_{DD} =5.0 V	1.3	1.5		W
				V_{DD} =3.6 V	0.55	0.72		
				V_{DD} =3.2 V	0.40	0.55		
		V _{DD} =5.0V,Po=1W,F	R=8Ω			0.28	0.35	
		V _{DD} =3.6V,Po=0.1W,R=8Ω		f=1kHz		0.4	0.45	%
THD+N	Total Harmonic	V _{DD} =3.2V,Po=0.1W,R=8Ω				0.55	0.6	
ווידטווו	Distortion Plus Noise	V _{DD} =5.0V,Po=0.5W,R=4Ω				0.2	0.25	
		V _{DD} =3.6V,Po=0.2W,R=4Ω		f=1kHz		0.35	0.4	%
		V _{DD} =3.2V,Po=0.1W,	R=4Ω			0.5	0.55	
	Power Supply Ripple	\/ =2.6\/ Inpute ee a	roundod	f=217Hz		-63	-55	
PSRR	Rejection	V _{DD} =3.6V, Inputs ac-grounded with C=1µF		f=1kHz		-62	-55	dB
	rrejection	With 0- τμτ		f=10kHz		-52	-40] ub
Dyn	Dynamic Range	V _{DD} =5V, THD=1%, R=8Ω		f=1kHz	85	95		
Vn	Vn Output Noise Inputs ac-gro		No A-weigh			50	100	μV
VII	Output Noise	Inputs ac-grounded A-w		veighting		30	60	μν
CMRR	Common Mode Rejection Ratio	V _{IC} =100mVpp,f=1kHz		40	63		dB	

(To Be Cont'd)





Electrical Characteristic (continued)


 $T_A = 25$ °C, $V_{DD} = 5$ V, Gain=2V/V, $R_L = L(33\mu H) + R + L(33\mu H)$, unless otherwise noted.


Symbol	Parameter	Test Condition	ıs	MIM	TYP	MAX	UNIT
5	Efficiency	R _L =8Ω, THD=10%	f=1kHz	85	90		%
η	Efficiency	R _L =4Ω, THD=10%	I- IKI	80	86		70
		V _{DD} =5V			7.5	10	
ΙQ	Quiescent Current	V _{DD} =3.6V	R =8Ω		4.6	7	mA
		V _{DD} =3.0V			3.6	5	
I _{SD}	Shutdown Current	V _{DD} =3V to 5V	V _{SD} =0.3V		0.5	2	μΑ
		CSP package, High Side	V _{DD} =5V		280	350	
		PMOS plus Low Side	V _{DD} =3.6V		300	375	$m\Omega$
	Static Drain-to-source	NMOS, I=500mA	V _{DD} =3V		325	400	
Rdson	On-state Resistor	MSOP/DFN package,	V _{DD} =5V		365	420	
	On-state resistor	High Side PMOS plus	V _{DD} =3.6V		385	450	mΩ
		Low Side NMOS, I=500mA	V _{DD} =3V		410	500	11152
Ri	Input Resistance				150		kΩ
fsw	Switching Frequency	V _{DD} =3V to 5V		200	250	300	kHz
Gv	Closed-loop Gain	V _{DD} =3V to 5V			300kΩ/Ri		V/V
Vos	Output Offset Voltage	Input ac-ground, V _{DD} =5V			10	50	mV
V _{IH}	Enable Input High Voltage	V _{DD} =5V		1.5			V
V _{IL}	Enable Input Low Voltage	V _{DD} =5V				0.3	V





Typical Operating Characteristics

 $T_A = 25$ °C, $V_{DD} = 5$ V, f = 1kHz, Gain=2V/V, unless otherwise noted.















Typical Operating Characteristics

 $T_A = 25$ °C, $V_{DD} = 5$ V, f = 1kHz, Gain=2V/V, unless otherwise noted.















Typical Operating Characteristics

 $T_A = 25$ °C, $V_{DD} = 5$ V, f = 1kHz, Gain=2V/V, unless otherwise noted.











www.poweranalog.com





Typical Operating Characteristics

 $T_A = 25$ °C, $V_{DD} = 5$ V, f = 1kHz, Gain=2V/V, unless otherwise noted.














Typical Operating Characteristics

T_A=25°C, V_{DD}=5V, f=1kHz, Gain=2V/V, unless otherwise noted.






19. Start-up from Shutdown



Test Setup for Performance Testing



Notes

- 1. The AP AUX-0025 low pass filter is necessary for class-D amplifier measurement with AP analyzer.
- 2. Two 22µH inductors are used in series with load resistor to emulate the small speaker for efficiency measurement.



Application Information

Input Resistance (Ri)

The input resistors (Ri) set the gain of the amplifier according to Equation 1.

$$Gain = \frac{2 \times 150 k\Omega}{Ri} \left(\frac{V}{V} \right)$$

Resistor matching is very important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and cancellation of the second harmonic distortion diminish if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized. Matching is more important than overall tolerance. Resistor arrays with 1% matching can be used with a tolerance greater than 1%.

Place the input resistors very close to the PAM8303D to limit noise injection on the high-impedance nodes.

For optimal performance the gain should be set to 2X(Ri=150k) or lower. Lower gain allows the PAM8303D to operate at its best, and keeps a high voltage at the input making the inputs less susceptible to noise. In addition to these features, higher value of Ri minimizes pop noise.

Input Capacitors (Ci)

In the typical application, an input capacitor, Ci, is required to allow the amplifier to bias the input signal to the proper DC level for optimum operation. In this case, Ci and the minimum input impedance Ri form is a high-pass filter with the corner frequency determined in the follow equation:

 $fc = \frac{1}{(2\pi RiCi)}$

It is important to consider the value of Ci as it directly affects the low frequency performance of the circuit. For example, when Ri is $150 \text{k}\Omega$ and the specification calls for a flat bass response are down to 150Hz. Equation is reconfigured as followed:

 $Ci = \frac{1}{\left(2\pi R_i f_c\right)}$

When input resistance variation is considered, the Ci is 7nF, so one would likely choose a value of 10nF. A further consideration for this capacitor is the leakage path from the input source through the input network (Ci, Ri + Rf) to the load. This leakage current creates a DC offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications.

For this reason, a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the DC level is held at $V_{\rm DD}/2$, which is likely higher than the source DC level. Please note that it is important to confirm the capacitor polarity in the application.

Decoupling Capacitor (Cs)

The PAM8303D is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) as low as possible. Power supply decoupling also prevents the oscillations causing by long lead length between the amplifier and the speaker.

The optimum decoupling is achieved by using two different types of capacitors that target on different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 1 μ F, is placed as close as possible to the device each VDD and PVDD pin for the best operation. For filtering lower frequency noise signals, a large ceramic capacitor of 10μ F or greater placed near the audio power amplifier is recommended.

How to Reduce EMI

Most applications require a ferrite bead filter for EMI elimination shown at Figure 1. The ferrite filter reduces EMI around 1MHz and higher. When selecting a ferrite bead, choose one with high impedance at high frequencies, but low impedance at low frequencies.




Figure 1: Ferrite Bead Filter to Reduce EMI

Shutdown operation

In order to reduce power consumption while not in use, the PAM8303D contains shutdown circuitry that is used to turn off the amplifier's bias circuitry. This shutdown feature turns the





amplifier off when logic low is placed on the \overline{SD} pin. By switching the shutdown pin connected to GND, the PAM8303D supply current draw will be minimized in idle mode.

Under Voltage Lock-out (UVLO)

The PAM8303D incorporates circuitry designed to detect low supply voltage. When the supply voltage drops to 2.3V or below, the PAM8303D goes into a state of shutdown, and the device comes out of its shutdown state and restore to normal function only when reset the power supply or $\overline{\text{SD}}$ pin.

Short Circuit Protection (SCP)

The PAM8303D has short circuit protection circuitry on the outputs to prevent the device from damage when output-to-output shorts or output-to-GND shorts occur. When a short circuit occurs, the device immediately goes into shutdown state. Once the short is removed, the device will be reactivated.

Over Temperature Protection (OTP)

Thermal protection on the PAM8303D prevents the device from damage when the internal die temperature exceeds 135°C. There is a 15°C tolerance on this trip point from device to device. Once the die temperature exceeds the set point, the device will enter the shutdown state and the outputs are disabled. This is not a latched fault. The thermal fault is cleared once the temperature of the die decreased by 30°C. This large hysteresis will prevent motor boating sound well and the device begins normal operation at this point with no external system interaction.

POP and Click Circuitry

The PAM8303D contains circuitry to minimize turn-on and turn-off transients or "click and pops", where turn-on refers to either power supply turn-on or device recover from shutdown mode. When the device is turned on, the amplifiers are internally muted. An internal current source ramps up the internal reference voltage. The device will remain in mute mode until the reference voltage reach half supply voltage, 1/2 VDD. As soon as the reference voltage is stable, the device will begin full operation. For the best power-off pop performance, the amplifier should be set in shutdown mode prior to removing the power supply voltage.

PCB Layout Guidelines

Grounding

It is recommended to use plane grounding or separate grounds. Do not use one line connecting power GND and analog GND. Noise currents in the output power stage need to be returned to output noise ground and nowhere else. When these currents circulate elsewhere, they may get into the power supply, or the signal ground, etc, even worse, they may form a loop and radiate noise. Any of these instances results in degraded amplifier performance. The output noise ground that the logical returns for the output noise currents associated with class D switching must tie to system ground at the power exclusively. Signal currents for the inputs, reference need to be returned to quite ground. This ground only ties to the signal components and the GND pin. GND then ties to system ground.

Power Supply Line

As same to the ground, VDD and PVDD need to be separately connected to the system power supply. It is recommended that all the trace could be routed as short and thick as possible. For the power line layout, just imagine water stream, any barricade placed in the trace (shown in figure 2) could result in the bad performance of the amplifier.




Figure 2: Power Line

Components Placement


Decoupling capacitors-As previously described, the high-frequency $1\mu F$ decoupling capacitors should be placed as close to the power supply terminals (VDD and PVDD) as possible. Large bulk power supply decoupling capacitors ($10\mu F$ or greater) should be placed near the PAM8303D on the PVDD terminal.

Input resistors and capacitors need to be placed very close to input pins.

Output filter - The ferrite EMI filter should be placed as close to the output terminals as possible for the best EMI performance, and the capacitors used in the filters should be grounded to system ground.



Ordering Information




Pin Configuration	Package Type	Number of pins
A:	Z: WCSP	C:8
A1: IN+	Y: DFN 3x3	N: 9
A2: GND	S: MSOP	
A3: OUT-		
B1: VDD		
B2: PVDD		
B3: GND		
C1: IN-		
C2: SD		
C3: OUT+		
B:		
1: OUT+		
2: PVDD		
3: VDD		
4: IN-		
5: IN+		
6: S D		
7: GND		
8: OUT-		


Part Number	Marking	Package Type	MOQ
PAM8303DAZN	BC YW	WCSP 9	3,000 Units/ Tape & Reel
PAM8303DBYC	P8303D XXXXYW	DFN 3x3	3,000 Units/ Tape & Reel
PAM8303DBSC	P8303D XXXXYW	MSOP-8	2,500 Units/ Tape & Reel




Outline Dimensions

WCSP








Unit: Millimeter







Outline Dimensions

MSOP8









REF	Millimeter		
KEF	Min	Max	
А		1.10	
A1	0.05	0.15	
A2	0.78	0.94	
b	0.22	0.38	
С	0.08	0.23	
D	2.90	3.10	
E	2.90	3.10	
E1	4.75	5.05	
е	0.65BSC		
L	0.40	0.70	




Outline Dimensions

DFN 3x3





_ ^	MAX.	0.800
ΙΑ	NDM.	0.750
	MIN.	0.700



Unit: Millimeter