

## LMH6682/6683

# 190MHz Single Supply, Dual and Triple Operational Amplifiers

## General Description

The LMH6682 and LMH6683 are high speed operational amplifiers designed for use in modern video systems. These single supply monolithic amplifiers extend National's feature-rich, high value video portfolio to include a dual and a triple version. The important video specifications of differential gain ( $\pm 0.01\%$  typ.) and differential phase ( $\pm 0.08$  degrees) combined with an output drive current in each amplifier of 85mA make the LMH6682 and LMH6683 excellent choices for a full range of video applications.

Voltage feedback topology in operational amplifiers assures maximum flexibility and ease of use in high speed amplifier designs. The LMH6682/83 is fabricated in National Semiconductor's VIP10 process. This advanced process provides a superior ratio of speed to quiescent current consumption and assures the user of high-value amplifier designs. Advanced technology and circuit design enables in these amplifiers a  $-3\text{dB}$  bandwidth of 190MHz, a slew rate of 940V/ $\mu\text{sec}$ , and stability for gains of less than  $-1$  and greater than  $+2$ .

The input stage design of the LM6682/83 enables an input signal range that extends below the negative rail. The output stage voltage range reaches to within 0.8V of either rail when driving a  $2\text{k}\Omega$  load. Other attractive features include fast settling and low distortion. Other applications for these amplifiers include servo control designs. These applications are sensitive to amplifiers that exhibit phase reversal when the inputs exceed the rated voltage range. The LMH6682/83 amplifiers are designed to be immune to phase reversal when the specified input range is exceeded. See applications section. This feature makes for design simplicity and flexibility in many industrial applications.

The LMH6682 dual operational amplifier is offered in miniature surface mount packages, SOIC-8, and MSOP-8. The LMH6683 triple amplifier is offered in SOIC-14 and TSSOP-14.

## Features



$V_S = \pm 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ ,  $R_L = 100\Omega$ ,  $A = +2$  (Typical values unless specified)

■ DG error	0.01%
■ DP error	0.08°
■ $-3\text{dB}$ BW ( $A = +2$ )	190MHz
■ Slew rate ( $V_S = \pm 5\text{V}$ )	940V/ $\mu\text{s}$
■ Supply current	6.5mA/amp
■ Output current	+80/-90mA
■ Input common mode voltage	0.5V beyond $V^-$ , 1.7V from $V^+$
■ Output voltage swing ( $R_L = 2\text{k}\Omega$ )	0.8V from rails
■ Input voltage noise (100KHz)	12nV/ $\sqrt{\text{Hz}}$

## Applications

- CD/DVD ROM
- ADC buffer amp
- Portable video
- Current sense buffer
- Portable communications

## Connection Diagrams



**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance	
Human Body Model	2KV(Note 2)
Machine Model	200V (Note 3)
V <sub>IN</sub> Differential	±2.5V
Output Short Circuit Duration	(Note 4), (Note 6)
Input Current	±10mA
Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	12.6V
Voltage at Input/Output pins	V <sup>+</sup> +0.8V, V <sup>-</sup> -0.8V
Soldering Information	
Infrared or Convection (20 sec.)	235°C
Wave Soldering (10 sec.)	260°C

Storage Temperature Range -65°C to +150°C

Junction Temperature (Note 7) +150°C

**Operating Ratings** (Note 1)

Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	3V to 12V
Operating Temperature Range (Note 7)	-40°C to +85°C
Package Thermal Resistance (Note 7)	
SOIC-8	190°C/W
MSOP-8	235°C/W
SOIC-14	145°C/W
TSSOP-14	155°C/W

**5V Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for at T<sub>J</sub> = 25°C, V<sup>+</sup> = 5V, V<sup>-</sup> = 0V, V<sub>O</sub> = V<sub>CM</sub> = V<sup>+</sup>/2, and R<sub>L</sub> = 100Ω to V<sup>+</sup>/2, R<sub>F</sub> = 510Ω. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Units
SSBW	−3dB BW	A = +2, V <sub>OUT</sub> = 200mV <sub>PP</sub>	140	180		MHz
		A = −1, V <sub>OUT</sub> = 200mV <sub>PP</sub>		180		
GFP	Gain Flatness Peaking	A = +2, V <sub>OUT</sub> = 200mV <sub>PP</sub> DC to 100MHz		2.1		dB
GFR	Gain Flatness Rolloff	A = +2, V <sub>OUT</sub> = 200mV <sub>PP</sub> DC to 100MHz		0.1		dB
LPD 1°	1° Linear Phase Deviation	A = +2, V <sub>OUT</sub> = 200mV <sub>PP</sub> , ±1°		40		MHz
GF <sub>0.1dB</sub>	0.1dB Gain Flatness	A = +2, ±0.1dB, V <sub>OUT</sub> = 200mV <sub>PP</sub>		25		MHz
FPBW	Full Power −1dB Bandwidth	A = +2, V <sub>OUT</sub> = 2V <sub>PP</sub>		110		MHz
DG	Differential Gain NTSC 3.58MHz	A = +2, R <sub>L</sub> = 150Ω to V <sup>+</sup> /2 Pos video only V <sub>CM</sub> = 2V		0.03		%
DP	Differential Phase NTSC 3.58MHz	A = +2, R <sub>L</sub> = 150Ω to V <sup>+</sup> /2 Pos video only V <sub>CM</sub> = 2V		0.05		deg
Time Domain Response						
T <sub>r</sub> /T <sub>f</sub>	Rise and Fall Time	20-80%, V <sub>O</sub> = 1V <sub>PP</sub> , A <sub>V</sub> = +2		2.1		ns
		20-80%, V <sub>O</sub> = 1V <sub>PP</sub> , A <sub>V</sub> = −1		2		
OS	Overshoot	A = +2, V <sub>O</sub> = 100mV <sub>PP</sub>		22		%
T <sub>s</sub>	Settling Time	V <sub>O</sub> = 2V <sub>PP</sub> , ±0.1%, A <sub>V</sub> = +2		49		ns
SR	Slew Rate (Note 11)	A = +2, V <sub>OUT</sub> = 3V <sub>PP</sub>		520		V/μs
		A = −1, V <sub>OUT</sub> = 3V <sub>PP</sub>		500		
Distortion and Noise Response						
HD2	2 <sup>nd</sup> Harmonic Distortion	f = 5MHz, V <sub>O</sub> = 2V <sub>PP</sub> , A = +2, R <sub>L</sub> = 2kΩ		−60		dBc
		f = 5MHz, V <sub>O</sub> = 2V <sub>PP</sub> , A = +2, R <sub>L</sub> = 100Ω		−61		
HD3	3 <sup>rd</sup> Harmonic Distortion	f = 5MHz, V <sub>O</sub> = 2V <sub>PP</sub> , A = +2, R <sub>L</sub> = 2kΩ		−77		dBc
		f = 5MHz, V <sub>O</sub> = 2V <sub>PP</sub> , A = +2, R <sub>L</sub> = 100Ω		−54		

## 5V Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_O = V_{CM} = V^+/2$ , and  $R_L = 100\Omega$  to  $V^+/2$ ,  $R_F = 510\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Units
<b>Distortion and Noise Response</b>						
THD	Total Harmonic Distortion	$f = 5\text{MHz}$ , $V_O = 2V_{PP}$ , $A = +2$ , $R_L = 2k\Omega$		-60		dBc
		$f = 5\text{MHz}$ , $V_O = 2V_{PP}$ , $A = +2$ , $R_L = 100\Omega$		-53		
$e_n$	Input Referred Voltage Noise	$f = 1\text{kHz}$		17		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 100\text{kHz}$		12		
$i_n$	Input Referred Current Noise	$f = 1\text{kHz}$		8		$\text{pA}/\sqrt{\text{Hz}}$
		$f = 100\text{kHz}$		3		
CT	Cross-Talk Rejection (Amplifier)	$f = 5\text{MHz}$ , $A = +2$ , SND: $R_L = 100\Omega$ RCV: $R_F = R_G = 510\Omega$		-77		dB
<b>Static, DC Performance</b>						
$A_{VOL}$	Large Signal Voltage Gain	$V_O = 1.25\text{V}$ to $3.75\text{V}$ , $R_L = 2k\Omega$ to $V^+/2$	85	95		dB
		$V_O = 1.5\text{V}$ to $3.5\text{V}$ , $R_L = 150\Omega$ to $V^+/2$	75	85		
		$V_O = 2\text{V}$ to $3\text{V}$ , $R_L = 50\Omega$ to $V^+/2$	70	80		
CMVR	Input Common-Mode Voltage Range	CMRR $\geq 50\text{dB}$	-0.2 <b>-0.1</b>	-0.5		V
			3.0 <b>2.8</b>	3.3		
$V_{OS}$	Input Offset Voltage			$\pm 1.1$	$\pm 5$ <b><math>\pm 7</math></b>	mV
TC $V_{OS}$	Input Offset Voltage Average Drift	(Note 12)		$\pm 2$		$\mu\text{V}/^\circ\text{C}$
$I_B$	Input Bias Current	(Note 10)		-5	-20 <b>-30</b>	$\mu\text{A}$
TC $I_B$	Input Bias Current Drift			0.01		$\text{nA}/^\circ\text{C}$
$I_{OS}$	Input Offset Current			50	300 <b>500</b>	nA
CMRR	Common Mode Rejection Ratio	$V_{CM}$ Stepped from 0V to 3.0V	72	82		dB
+PSRR	Positive Power Supply Rejection Ratio	$V^+ = 4.5\text{V}$ to $5.5\text{V}$ , $V_{CM} = 1\text{V}$	70	76		dB
$I_S$	Supply Current (per channel)	No load		6.5	9 <b>11</b>	mA

## 5V Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_O = V_{CM} = V^+/2$ , and  $R_L = 100\Omega$  to  $V^+/2$ ,  $R_F = 510\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Units
<b>Miscellaneous Performance</b>						
$V_O$	Output Swing High	$R_L = 2k\Omega$ to $V^+/2$	4.10 <b>3.8</b>	4.25		V
		$R_L = 150\Omega$ to $V^+/2$	3.90 <b>3.70</b>	4.19		
		$R_L = 75\Omega$ to $V^+/2$	3.75 <b>3.50</b>	4.15		
	Output Swing Low	$R_L = 2k\Omega$ to $V^+/2$		800	920 <b>1100</b>	mV
		$R_L = 150\Omega$ to $V^+/2$		870	970 <b>1200</b>	
		$R_L = 75\Omega$ to $V^+/2$		885	1100 <b>1250</b>	
$I_{OUT}$	Output Current	$V_O = 1\text{V}$ from either supply rail	$\pm 40$	+80/-75		mA
$I_{SC}$	Output Short Circuit Current (Note 5), (Note 6), (Note 10)	Sourcing to $V^+/2$	-100 <b>-80</b>	-155		mA
		Sinking from $V^+/2$	100 <b>80</b>	220		
$R_{IN}$	Common Mode Input Resistance			3		M $\Omega$
$C_{IN}$	Common Mode Input Capacitance			1.6		pF
$R_{OUT}$	Output Resistance Closed Loop	$f = 1\text{kHz}$ , $A = +2$ , $R_L = 50\Omega$		0.02		$\Omega$
		$f = 1\text{MHz}$ , $A = +2$ , $R_L = 50\Omega$		0.12		

## $\pm 5\text{V}$ Electrical Characteristics

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ ,  $V^- = -5\text{V}$ ,  $V_O = V_{CM} = 0\text{V}$ , and  $R_L = 100\Omega$  to  $0\text{V}$ ,  $R_F = 510\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Units
SSBW	-3dB BW	$A = +2$ , $V_{OUT} = 200\text{mV}_{PP}$	150	190		MHz
		$A = -1$ , $V_{OUT} = 200\text{mV}_{PP}$		190		
GFP	Gain Flatness Peaking	$A = +2$ , $V_{OUT} = 200\text{mV}_{PP}$ DC to 100MHz		1.7		dB
GFR	Gain Flatness Rolloff	$A = +2$ , $V_{OUT} = 200\text{mV}_{PP}$ DC to 100MHz		0.1		dB
LPD $1^\circ$	$1^\circ$ Linear Phase Deviation	$A = +2$ , $V_{OUT} = 200\text{mV}_{PP}$ , $\pm 1^\circ$		40		MHz
GF $_{0.1\text{dB}}$	0.1dB Gain Flatness	$A = +2$ , $\pm 0.1\text{dB}$ , $V_{OUT} = 200\text{mV}_{PP}$		25		MHz
FPBW	Full Power -1dB Bandwidth	$A = +2$ , $V_{OUT} = 2V_{PP}$		120		MHz
DG	Differential Gain NTSC 3.58MHz	$A = +2$ , $R_L = 150\Omega$ to $0\text{V}$		0.01		%
DP	Differential Phase NTSC 3.58MHz	$A = +2$ , $R_L = 150\Omega$ to $0\text{V}$		0.08		deg

### Time Domain Response

$T_r/T_f$	Rise and Fall Time	20-80%, $V_O = 1V_{PP}$ , $A = +2$		1.9		ns
		20-80%, $V_O = 1V_{PP}$ , $A = -1$		2		
OS	Overshoot	$A = +2$ , $V_O = 100\text{mV}_{PP}$		19		%
$T_s$	Settling Time	$V_O = 2V_{PP}$ , $\pm 0.1\%$ , $A = +2$		42		ns

**±5V Electrical Characteristics** (Continued)

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ ,  $V^- = -5\text{V}$ ,  $V_O = V_{CM} = 0\text{V}$ , and  $R_L = 100\Omega$  to  $0\text{V}$ ,  $R_F = 510\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Units
Time Domain Response						
SR	Slew Rate (Note 11)	A = +2, V <sub>OUT</sub> = 6V <sub>PP</sub>		940		V/μs
		A = -1, V <sub>OUT</sub> = 6V <sub>PP</sub>		900		
Distortion and Noise Response						
HD2	2 <sup>nd</sup> Harmonic Distortion	f = 5MHz, V <sub>O</sub> = 2V <sub>PP</sub> , A = +2, R <sub>L</sub> = 2kΩ		-63		dBc
		f = 5MHz, V <sub>O</sub> = 2V <sub>PP</sub> , A = +2, R <sub>L</sub> = 100Ω		-66		
HD3	3 <sup>rd</sup> Harmonic Distortion	f = 5MHz, V <sub>O</sub> = 2V <sub>PP</sub> , A = +2, R <sub>L</sub> = 2kΩ		-82		dBc
		f = 5MHz, V <sub>O</sub> = 2V <sub>PP</sub> , A = +2, R <sub>L</sub> = 100Ω		-54		
THD	Total Harmonic Distortion	f = 5MHz, V <sub>O</sub> = 2V <sub>PP</sub> , A = +2, R <sub>L</sub> = 2kΩ		-63		dBc
		f = 5MHz, V <sub>O</sub> = 2V <sub>PP</sub> , A = +2, R <sub>L</sub> = 100Ω		-54		
e <sub>n</sub>	Input Referred Voltage Noise	f = 1kHz		18		nV/√Hz
		f = 100kHz		12		
i <sub>n</sub>	Input Referred Current Noise	f = 1kHz		6		pA/√Hz
		f = 100kHz		3		
CT	Cross-Talk Rejection (Amplifier)	f = 5MHz, A = +2, SND: R <sub>L</sub> = 100Ω RCV: R <sub>F</sub> = R <sub>G</sub> = 510Ω		-78		dB
Static, DC Performance						
A <sub>VOL</sub>	Large Signal Voltage Gain	V <sub>O</sub> = -3.75V to 3.75V, R <sub>L</sub> = 2kΩ to V <sup>+</sup> /2	87	100		dB
		V <sub>O</sub> = -3.5V to 3.5V, R <sub>L</sub> = 150Ω to V <sup>+</sup> /2	80	90		
		V <sub>O</sub> = -3V to 3V, R <sub>L</sub> = 50Ω to V <sup>+</sup> /2	75	85		
CMVR	Input Common Mode Voltage Range	CMRR ≥ 50dB	-5.2 -5.1	-5.5		V
			3.0 2.8	3.3		
V <sub>OS</sub>	Input Offset Voltage			±1	±5 ±7	mV
TC V <sub>OS</sub>	Input Offset Voltage Average Drift	(Note 12)		±2		μV/°C
I <sub>B</sub>	Input Bias Current	(Note 10)		-5	-20 -30	μA
TC I <sub>B</sub>	Input Bias Current Drift			0.01		nA/°C
I <sub>OS</sub>	Input Offset Current			50	300 500	nA
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> Stepped from -5V to 3.0V	75	84		dB
+PSRR	Positive Power Supply Rejection Ratio	V <sup>+</sup> = 8.5V to 9.5V, V <sup>-</sup> = -1V	75	82		dB
-PSRR	Negative Power Supply Rejection Ratio	V <sup>-</sup> = -4.5V to -5.5V, V <sup>+</sup> = 5V	78	85		dB

**±5V Electrical Characteristics** (Continued)

Unless otherwise specified, all limits guaranteed for at  $T_J = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ ,  $V^- = -5\text{V}$ ,  $V_O = V_{CM} = 0\text{V}$ , and  $R_L = 100\Omega$  to  $0\text{V}$ ,  $R_F = 510\Omega$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 9)	Typ (Note 8)	Max (Note 9)	Units
<b>Static, DC Performance</b>						
$I_S$	Supply Current (per channel)	No load		6.5	9.5 <b>11</b>	mA
<b>Miscellaneous Performance</b>						
$V_O$	Output Swing High	$R_L = 2\text{k}\Omega$ to $0\text{V}$	4.10 <b>3.80</b>	4.25		V
		$R_L = 150\Omega$ to $0\text{V}$	3.90 <b>3.70</b>	4.20		
		$R_L = 75\Omega$ to $0\text{V}$	3.75 <b>3.50</b>	4.18		
	Output Swing Low	$R_L = 2\text{k}\Omega$ to $0\text{V}$		-4.19	-4.07 <b>-3.80</b>	mV
		$R_L = 150\Omega$ to $0\text{V}$		-4.05	-3.89 <b>-3.65</b>	
		$R_L = 75\Omega$ to $0\text{V}$		-4.00	-3.70 <b>-3.50</b>	
$I_{OUT}$	Output Current	$V_O = 1\text{V}$ from either supply rail	$\pm 45$	+85/-80		mA
$I_{SC}$	Output Short Circuit Current (Note 5) , (Note 6),(Note 10)	Sourcing to $0\text{V}$	-120 <b>-100</b>	-180		mA
		Sinking from $0\text{V}$	120 <b>100</b>	230		
$R_{IN}$	Common Mode Input Resistance			4		M $\Omega$
$C_{IN}$	Common Mode Input Capacitance			1.6		pF
$R_{OUT}$	Output Resistance Closed Loop	$f = 1\text{kHz}$ , $A = +2$ , $R_L = 50\Omega$		0.02		$\Omega$
		$f = 1\text{MHz}$ , $A = +2$ , $R_L = 50\Omega$		0.12		

**Note 1:** Absolute maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

**Note 2:** Human body model,  $1.5\text{k}\Omega$  in series with  $100\text{pF}$ .

**Note 3:** Machine Model,  $0\Omega$  in series with  $200\text{pF}$ .

**Note 4:** Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of  $150^\circ\text{C}$ .

**Note 5:** Short circuit test is a momentary test. See next note.

**Note 6:** Output short circuit duration is infinite for  $V_S < 6\text{V}$  at room temperature and below. For  $V_S > 6\text{V}$ , allowable short circuit duration is  $1.5\text{ms}$ .

**Note 7:** The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / \theta_{JA}$ . All numbers apply for packages soldered directly onto a PC board.

**Note 8:** Typical values represent the most likely parametric norm.


**Note 9:** All limits are guaranteed by testing or statistical analysis.

**Note 10:** Positive current corresponds to current flowing into the device.

**Note 11:** Slew rate is the average of the rising and falling slew rates

**Note 12:** Offset Voltage average drift determined by dividing the change in  $V_{OS}$  at temperature extremes into the total temperature change.

## Typical Schematic



20059001


## Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing
8-Pin SOIC	LMH6682MA	LMH6682MA	95 Units/Rail	M08A
	LMH6682MAX		2.5k Units Tape and Reel	
8-Pin MSOP	LMH6682MM	A90A	1k Units Tape and Reel	MUA08A
	LMH6682MMX		2.5k Units Tape and Reel	
14-Pin SOIC	LMH6683MA	LMH6683MA	55 Units/Rail	M14A
	LMH6683MAX		2.5k Units Tape and Reel	
14-Pin TSSOP	LMH6683MT	LMH6683MT	94 Units/Rail	MTC14
	LMH6683MTX		2.5 Units Tape and Reel	

## Typical Performance Characteristics


At  $T_A = 25^\circ\text{C}$ ,  $V^+ = +5\text{V}$ ,  $V^- = -5\text{V}$ ,  $R_F = 510\Omega$  for  $A = +2$ ; unless otherwise specified.

### Non-Inverting Frequency Response




20059004

### Inverting Frequency Response




20059006

### Non-Inverting Frequency Response for Various Gain




20059005

### Inverting Frequency Response for Various Gain




20059007

### Non-Inverting Phase vs. Frequency for Various Gain



20059024

### Inverting Phase vs. Frequency for Various Gain




20059025




# Typical Performance Characteristics (Continued)

Open Loop Gain & Phase vs. Frequency




20059008

Open Loop Gain and Phase vs. Frequency Over Temperature




20059057

Non-Inverting Frequency Response Over Temperature




20059038

Inverting Frequency Response Over Temperature




20059037

Gain Flatness 0.1dB



20059009


Differential Gain & Phase for A = +2



20059013


# Typical Performance Characteristics (Continued)

Transient Response Negative




20059012

Transient Response Positive




20059010

Noise vs. Frequency




20059039

Noise vs. Frequency




20059020

Harmonic Distortion vs.  $V_{OUT}$




20059045

Harmonic Distortion vs.  $V_{OUT}$




20059044


# Typical Performance Characteristics (Continued)




20059043




20059042




20059046



20059014




20059021




20059023


# Typical Performance Characteristics (Continued)




20059047




20059048




20059049



20059050




20059035




20059036


# Typical Performance Characteristics (Continued)




20059030




20059026




20059031



20059033




20059032




20059034


# Typical Performance Characteristics (Continued)




20059028




20059064




20059059



20059058









20059041



20059040

# Typical Performance Characteristics (Continued)



## Applications Section

### LARGE SIGNAL BEHAVIOR

Amplifying high frequency signals with large amplitudes (as in video applications) has some special aspects to look after. The bandwidth of the Op Amp for large amplitudes is less than the small signal bandwidth because of slew rate limitations. While amplifying pulse shaped signals the slew rate properties of the OpAmp become more important at higher amplitude ranges. Due to the internal structure of an Op Amp the output can only change with a limited voltage difference per time unit ( $dV/dt$ ). This can be explained as follows: To keep it simple, assume that an Op Amp consists of two parts; the input stage and the output stage. In order to stabilize the Op Amp, the output stage has a compensation capacitor in its feedback path. This Miller C integrates the current from the input stage and determines the pulse response of the Op Amp. The input stage must charge/discharge the feedback capacitor, as can be seen in *Figure 1*.




FIGURE 1.

When a voltage transient is applied to the non inverting input of the Op Amp, the current from the input stage will charge the capacitor and the output voltage will slope up. The overall feedback will subtract the gradually increasing output voltage from the input voltage. The decreasing differential input voltage is converted into a current by the input stage ( $G_m$ ).

$$I \cdot \Delta t = C \cdot \Delta V \quad (1)$$

$$\Delta V / \Delta t = I / C \quad (2)$$

$$I = \Delta V \cdot G_m \quad (3)$$

where  $I$  = current

$t$  = time

$C$  = capacitance

$V$  = voltage


$G_m$  = transconductance

Slew rate  $\Delta V / \Delta t$  = volt/second

In most amplifier designs the current  $I$  is limited for high differential voltages ( $G_m$  becomes zero). The slew rate will then be limited as well:

$$\Delta V / \Delta t = I_{max} / C \quad (4)$$

The LMH6682/83 has a different setup of the input stage. It has the property to deliver more current to the output stage when the input voltage is higher (class AB input). The current into the Miller capacitor exhibits an exponential character, while this current in other Op Amp designs reaches a saturation level at high input levels: (see *Figure 2*)




20059061

FIGURE 2.

This property of the LMH6682/83 guarantees a higher slew rate at higher differential input voltages.

$$\Delta V / \Delta t = \Delta V \cdot G_m / C \quad (5)$$

In *Figure 3* one can see that a higher transient voltage than will lead to a higher slew rate.



20059062

FIGURE 3.

### HANDLING VIDEO SIGNALS

When handling video signals, two aspects are very important especially when cascading amplifiers in a NTSC- or PAL video system. A composite video signal consists of both amplitude and phase information. The amplitude represents saturation while phase determines color (color burst is 3.59MHz for NTSC and 4.58MHz for PAL systems). In this case it is not only important to have an accurate amplification of the amplitude but also it is important not to add a varying phase shift to the video signals. It is a known phenomena that at different dc levels over a certain load the phase of the amplified signal will vary a little bit. In a video chain many amplifiers will be cascaded and all errors will be added together. For this reason, it is necessary to have strict requirements for the variation in gain and phase in conjunction to different dc levels. As can be seen in the tables the number for the differential gain for the LMH6682/83 is only 0.01% and for the differential phase it is only 0.08° at a supply voltage of  $\pm 5V$ . Note that the phase is very depen-



## Applications Section (Continued)

dent of the load resistance, mainly because of the dc current delivered by the parts output stage into the load. For more information about differential gain and phase and how to measure it see National Semiconductors application note OA-24 which can be found on via Nationals home page <http://www.national.com>

### OUTPUT PHASE REVERSAL

This is a problem with some operational amplifiers. This effect is caused by phase reversal in the input stage due to saturation of one or more of the transistors when the inputs exceed the normal expected range of voltages. Some applications, such as servo control loops among others, are sensitive to this kind of behavior and would need special safeguards to ensure proper functioning. The LMH6682/6683 is immune to output phase reversal with input overload. With inputs exceeded, the LMH6682/6683 output will stay at the clamped voltage from the supply rail. Exceeding the input supply voltages beyond the Absolute Maximum Ratings of the device could however damage or otherwise adversely effect the reliability or life of the device.

### DRIVING CAPACITIVE LOADS

The LMH6682/6683 can drive moderate values of capacitance by utilizing a series isolation resistor between the output and the capacitive load. Capacitive load tolerance will improve with higher closed loop gain values. Applications such as ADC buffers, among others, present complex and varying capacitive loads to the Op Amp; best value for this isolation resistance is often found by experimentation and actual trial and error for each application.

### DISTORTION

Applications with demanding distortion performance requirements are best served with the device operating in the inverting mode. The reason for this is that in the inverting configuration, the input common mode voltage does not vary with the signal and there is no subsequent ill effects due to this shift in operating point and the possibility of additional non-linearity. Moreover, under low closed loop gain settings (most suited to low distortion), the non-inverting configuration is at a further disadvantage of having to contend with the input common voltage range. There is also a strong relationship between output loading and distortion performance (i.e.  $2k\Omega$  vs.  $100\Omega$  distortion improves by about 15dB @1MHz) especially at the lower frequency end where the distortion tends to be lower. At higher frequency, this dependence diminishes greatly such that this difference is only about 5dB at 10MHz. But, in general, lighter output load leads to reduced HD3 term and thus improves THD. (see the curve THD vs.  $V_{OUT}$  over various frequencies).

### PRINTED CIRCUIT BOARD LAYOUT AND COMPONENT VALUES SELECTION

Generally it is a good idea to keep in mind that for a good high frequency design both the active parts and the passive ones are suitable for the purpose you are using them for. Amplifying frequencies of several hundreds of MHz is possible while using standard resistors but it makes life much easier when using surface mount ones. These resistors (and capacitors) are smaller and therefore parasitics have lower values and will have less influence on the properties of the amplifier. Another important issue is the PCB, which is no longer a simple carrier for all the parts and a medium to

interconnect them. The board becomes a real part itself, adding its own high frequency properties to the overall performance of the circuit. It's good practice to have at least one ground plane on a PCB giving a low impedance path for all decouplings and other ground connections. Care should be taken especially that on board transmission lines have the same impedance as the cables they are connected to (i.e.  $50\Omega$  for most applications and  $75\Omega$  in case of video and cable TV applications). These transmission lines usually require much wider traces on a standard double sided PCB than needed for a 'normal' connection. Another important issue is that inputs and outputs must not 'see' each other or are routed together over the PCB at a small distance. Furthermore it is important that components are placed as flat as possible on the surface of the PCB. For higher frequencies a long lead can act as a coil, a capacitor or an antenna. A pair of leads can even form a transformer. Careful design of the PCB avoids oscillations or other unwanted behavior. When working with really high frequencies, the only components which can be used will be the surface mount ones (for more information see OA-15).

As an example of how important the component values are for the behavior of your circuit, look at the following case: On a board with good high frequency layout, an amplifier is placed. For the two (equal) resistors in the feedback path, 5 different values are used to set the gain to +2. The resistors vary from  $200\Omega$  to  $3k\Omega$ .




FIGURE 4.




In Figure 4 can be seen that there's more peaking with higher resistor values, which can lead to oscillations and bad pulse responses. On the other hand the low resistor values will contribute to higher overall power consumption.

NSC suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization.





Device	Package	Evaluation Board PN
LMH6682MA	8-Pin SOIC	CLC730036
LMH6682MM	8-Pin MSOP	CLC730123
LMH6683MA	14-Pin SOIC	CLC730031
LMH6683MT	14-Pin TSSOP	CLC730131

These free evaluation boards are shipped when a device sample request is placed with National Semiconductor.


# Physical Dimensions inches (millimeters) unless otherwise noted




**8-Pin SOIC**  
**NS Package Number M08A**



**8-Pin MSOP**  
**NS Package Number MUA08A**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)

**14-Pin SOIC**  
**NS Package Number M14A**



**14-Pin TSSOP**  
**NS Package Number MTC14**

## Notes

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
Americas  
Email: support@nsc.com

www.national.com

**National Semiconductor Europe**

Fax: +49 (0) 180-530 85 86  
Email: europe.support@nsc.com  
Deutsch Tel: +49 (0) 69 9508 6208  
English Tel: +44 (0) 870 24 0 2171  
Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor Asia Pacific Customer Response Group**

Tel: 65-2544466  
Fax: 65-2504466  
Email: ap.support@nsc.com

**National Semiconductor Japan Ltd.**

Tel: 81-3-5639-7560  
Fax: 81-3-5639-7507