

NLSF3T126

Quad Bus Buffer with 3-State Control Inputs

The NLSF3T126 is a high speed CMOS quad bus buffer fabricated with silicon gate CMOS technology. It achieves noninverting high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The NLSF3T126 requires the 3-state control input (OE) to be set Low to place the output into high impedance.

The T126 inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 V, because it has full 5.0 V CMOS level output swings.

The NLSF3T126 input structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. The output structures also provide protection when $V_{CC} = 0$ V. These input and output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

Features

- High Speed: $t_{PD} = 3.8$ ns (Typ) at $V_{CC} = 5.0$ V
- Low Power Dissipation: $I_{CC} = 4.0$ μ A (Max) at $T_A = 25^\circ$ C
- TTL-Compatible Inputs: $V_{IL} = 0.8$ V; $V_{IH} = 2.0$ V
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2.0 V to 5.5 V Operating Range
- Low Noise: $V_{OLP} = 0.8$ V (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: Human Body Model; > 2000 V, Machine Model > 200 V
- Chip Complexity: 72 FETs or 18 Equivalent Gates
- Pb-Free Package is Available*

FUNCTION TABLE

Inputs		Output
A	OE	Y
L	H	L
H	H	H
X	L	Z

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




ON Semiconductor®

<http://onsemi.com>



QFN-16
CASE 485G

MARKING DIAGRAM




NLSFT126 = Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb-Free Package
(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping†
NLSF3T126MNR2	QFN-16	3000/Tape & Reel
NLSF3T126MNR2G	QFN-16 (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NLSF3T126



**Figure 1. Logic Diagram
Active-High Output Enables**




Figure 2. QFN – 16 Pinout (Top View)

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
DC Supply Voltage	V_{CC}	-0.5 to +7.0	V
DC Input Voltage	V_{in}	-0.5 to +7.0	V
DC Output Voltage	V_{out}	-0.5 to +7.0 -0.5 to $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	-20	mA
Output Diode Current ($V_{OUT} < GND$; $V_{OUT} > V_{CC}$)	I_{OK}	± 20	mA
DC Output Current, per Pin	I_{out}	± 25	mA
DC Supply Current, V_{CC} and GND Pins	I_{CC}	± 75	mA
Power Dissipation in Still Air, QFN Packages	P_D	500	mW
Storage Temperature	T_{stg}	-65 to +150	$^{\circ}C$

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
DC Supply Voltage	V_{CC}	2.0	5.5	V
DC Input Voltage	V_{in}	0	5.5	V
DC Output Voltage	V_{out}	0 0	5.5 V_{CC}	V
Operating Temperature	T_A	-40	+85	$^{\circ}C$
Input Rise and Fall Time	t_r, t_f	0	20	ns/V

DC ELECTRICAL CHARACTERISTICS

Parameter	Test Conditions	Symbol	V _{CC} (V)	T _A = 25°C			T _A ≤ 85°C		T _A ≤ 125°C		Unit
				Min	Typ	Max	Min	Max	Min	Max	
Minimum High-Level Input Voltage	2.3 V ± 0.3 V 3.3 V ± 0.3 V 5.0 V ± 0.5 V	V _{IH}		0.5 V _{CC} 0.4 V _{CC} 0.44 V _{CC}			0.5 V _{CC} 0.4 V _{CC} 0.44 V _{CC}		0.5 V _{CC} 0.4 V _{CC} 0.44 V _{CC}		V
Maximum Low-Level Input Voltage	2.3 V ± 0.3 V 3.3 V ± 0.3 V 5.0 V ± 0.5 V	V _{IL}				0.3 V _{CC} 0.18 V _{CC} 0.18 V _{CC}		0.3 V _{CC} 0.18 V _{CC} 0.18 V _{CC}		0.3 V _{CC} 0.18 V _{CC} 0.18 V _{CC}	V
Minimum High-Level Output Voltage V _{IN} = V _{IH} or V _{IL}	V _{OL} @ I _{OL} , 50 mA V _{IN} = V _{IH} or V _{IL} I _{OH} = -50 μA	V _{OH}	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		1.9 2.9 4.4		V
	V _{IN} = V _{IH} or V _{IL} I _{OH} = -2.0 mA I _{OH} = -4.0 mA I _{OH} = -8.0 mA		2.0 3.0 4.5	1.82 2.58 3.94			1.72 2.48 3.80		1.60 2.34 3.66		
Maximum Low-Level Output Voltage V _{IN} = V _{IH} or V _{IL}	V _{OL} @ I _{OL} , 50 mA V _{IN} = V _{IH} or V _{IL} I _{OL} = 50 μA	V _{OL}	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V
	V _{IN} = V _{IH} or V _{IL} I _{OL} = 2.0 mA I _{OL} = 4.0 mA I _{OL} = 8.0 mA		2.0 3.0 4.5			0.36 0.36 0.36		0.44 0.44 0.44		0.52 0.52 0.52	
Maximum Input Leakage Current	V _{IN} = 5.5 V or GND	I _{IN}	0 to 5.5			±0.1		±1.0		±1.0	μA
Maximum Quiescent Supply Current	V _{IN} = V _{CC} or GND	I _{CC}	5.5			2.0		20		40	μA
Quiescent Supply Current	Input: V _{IN} = 3.4 V	I _{CCT}	5.5			1.35		1.50		1.65	mA
Maximum 3-State Leakage Current	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND	I _{OZ}	5.5			±0.25		±2.5		±2.5	μA
Output Leakage Current	V _{OUT} = 5.5 V	I _{OPD}	0.0			0.5		5.0		10	μA

NLSF3T126

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0$ ns)

Parameter	Test Conditions	Symbol	T _A = 25°C			T _A = ≤ 85°C		T _A ≤ 125°C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
Maximum Propagation Delay, A to Y	V _{CC} = 2.3 ± 0.3 V C _L = 15 pF	t _{PLH} , t _{PHL}	1.0	14.5	16.9	1.0	18.1	1.0	19.2	ns
	V _{CC} = 3.3 ± 0.3 V C _L = 15 pF C _L = 50 pF		1.0 1.0	5.6 8.1	8.0 11.5	1.0 1.0	9.5 13.0	1.0 1.0	12.0 16.0	ns
	V _{CC} = 5.0 ± 0.5 V C _L = 15 pF C _L = 50 pF		1.0 1.0	3.8 5.3	5.5 7.5	1.0 1.0	6.5 8.5	1.0 1.0	8.5 10.5	
Maximum Output Enable Time, \overline{OE} to Y	V _{CC} = 2.3 ± 0.3 V C _L = 15 pF	t _{PZL} , t _{PZH}	1.0	14.8	16.2	1.0	17.4	1.0	19.3	ns
	V _{CC} = 3.3 ± 0.3 V C _L = 15 pF R _L = 1.0 kΩ C _L = 50 pF		1.0 1.0	5.4 7.9	8.0 11.5	1.0 1.0	9.5 13.0	1.0 1.0	11.5 15.0	ns
	V _{CC} = 5.0 ± 0.5 V C _L = 15 pF R _L = 1.0 kΩ C _L = 50 pF		1.0 1.0	3.6 5.1	5.1 7.1	1.0 1.0	6.0 8.0	1.0 1.0	7.5 9.5	
Maximum Output Disable Time, \overline{OE} to Y	V _{CC} = 2.3 ± 0.3 V C _L = 15 pF	t _{PLZ} , t _{PHZ}	1.0	15.4	18.0	1.0	19.8	1.0	22.0	ns
	V _{CC} = 3.3 ± 0.3 V C _L = 50 pF R _L = 1.0 kΩ		1.0	9.5	13.2	1.0	15.0	1.0	18.0	ns
	V _{CC} = 5.0 ± 0.5 V C _L = 50 pF R _L = 1.0 kΩ		1.0	6.1	8.8	1.0	10.0	1.0	12.0	ns
Output-to-Output Skew	V _{CC} = 3.3 ± 0.3 V C _L = 50 pF (Note 1)	t _{OSLH} , t _{OSHL}			1.5		1.5		2.0	ns
	V _{CC} = 5.0 ± 0.5 V C _L = 50 pF (Note 1)				1.0		1.0		1.5	
Maximum Input Capacitance		C _{in}		4.0	10		10		10	pF
Maximum 3-State Output Capacitance (Output in High Impedance State)	C _{out}			6.0						pF
		C _{PD}		Typical @ 25°C, V _{CC} = 5.0 V						pF
Power Dissipation Capacitance (Note 2)				15						

1. Parameter guaranteed by design. $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$, $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$.

2. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \cdot V_{CC} \cdot f_{in} + I_{CC}/4$ (per buffer). C_{PD} is used to determine the no-load dynamic power consumption; $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_{in} + I_{CC} \cdot V_{CC}$.

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0$ ns, $C_L = 50$ pF, $V_{CC} = 5.0$ V)

Characteristic	Symbol	$T_A = 25^\circ\text{C}$		Unit
		Typ	Max	
Quiet Output Maximum Dynamic V_{OL}	V_{OLP}	0.3	0.8	V
Quiet Output Minimum Dynamic V_{OL}	V_{OLV}	-0.3	-0.8	V
Minimum High Level Dynamic Input Voltage	V_{IHD}		3.5	V
Maximum Low Level Dynamic Input Voltage	V_{ILD}		1.5	V

SWITCHING WAVEFORMS




Figure 3.






Figure 4.



*Includes all probe and jig capacitance

Figure 5. Test Circuit



*Includes all probe and jig capacitance

Figure 6. Test Circuit

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[ON Semiconductor:](#)

[NLSF3T126MNR2G](#)