

1Mb Ultra-Low Power Asynchronous CMOS SRAM 128K × 8 bit

Overview

The N01L83W2A is an integrated memory device containing a 1 Mbit Static Random Access Memory organized as 131,072 words by 8 bits. The device is designed and fabricated using ON Semiconductor's advanced CMOS technology to provide both high-speed performance and ultra-low power. The device operates with two chip enable $(\overline{CE1}$ and CE2) controls and output enable (\overline{OE}) to allow for easy memory expansion. The N01L83W2A is optimal for various applications where low-power is critical such as battery backup and hand-held devices. The device can operate over a very wide temperature range of -40°C to +85°C and is available in JEDEC standard packages compatible with other standard 128Kb x 8 SRAMs.


Features

- Single Wide Power Supply Range 2.3 to 3.6 Volts
- Very low standby current 2.0µA at 3.0V (Typical)
- Very low operating current
 2.0mA at 3.0V and 1µs (Typical)
- Very low Page Mode operating current 0.8mA at 3.0V and 1µs (Typical)
- Simple memory control
 Dual Chip Enables (CE1and CE2)
 Output Enable (OE) for memory expansion
- Low voltage data retention Vcc = 1.8V
- Very <u>fast</u> output enable access time 30ns <u>OE</u> access time
- Automatic power down to standby mode
- TTL compatible three-state output driver

Product Family


Part Number	Package Type	Operating Temperature	Power Supply (Vcc)	Speed	Standby Current (I _{SB}), Typical	Operating Current (Icc), Typical
N01L83W2AT	32 - TSOP I			55ns @ 2.7V	2 4	
N01L83W2AN	32 - STSOP I	10001	2.3V - 3.6V			2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 -
N01L83W2AT2	32 -TSOP I Green	-40°C to +85°C	2.30 - 3.00	70ns @ 2.3V	2 μΑ	2 mA @ 1MHz
N01L83W2AN2	32 - STSOP I Green					

Pin Configuration



Pin Descriptions

Pin Name	Pin Function	
A ₀ -A ₁₆	Address Inputs	
WE	Write Enable Input	
CE1, CE2	Chip Enable Input	
ŌĒ	Output Enable Input	
I/O ₀ -I/O ₇	Data Inputs/Outputs	
V_{CC}	Power	
V_{SS}	Ground	
NC	Not Connected	



Functional Description

CE1	CE2	WE	OE	I/O ₀ - I/O ₇	MODE	POWER
Н	Х	Х	Х	High Z	Standby ¹	Standby
Х	L	Х	Х	High Z	Standby ¹	Standby
L	Н	L	X ²	Data In	Write ²	Active
L	Н	Н	L	Data Out	Read	Active
L	Н	Н	Н	High Z	Active	Active

^{1.} When the device is in standby mode, control inputs ($\overline{\text{WE}}$ and $\overline{\text{OE}}$), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

Capacitance¹

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C _{IN}	V _{IN} = 0V, f = 1 MHz, T _A = 25°C		8	pF
I/O Capacitance	C _{I/O}	V _{IN} = 0V, f = 1 MHz, T _A = 25°C		8	pF

^{1.} These parameters are verified in device characterization and are not 100% tested

^{2.} When $\overline{\text{WE}}$ is invoked, the $\overline{\text{OE}}$ input is internally disabled and has no effect on the circuit.

Absolute Maximum Ratings¹

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{SS}	V _{IN,OUT}	-0.3 to V _{CC} +0.3	V
Voltage on V_{CC} Supply Relative to V_{SS}	V _{CC}	-0.3 to 4.5	V
Power Dissipation	P_{D}	500	mW
Storage Temperature	T _{STG}	-40 to 125	°C
Operating Temperature	T _A	-40 to +85	°C
Soldering Temperature and Time	T _{SOLDER}	260°C, 10sec	°C

^{1.} Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Characteristics (Over Specified Temperature Range)

Item	Symbol	Test Conditions	Min.	Typ ¹	Max	Unit
Supply Voltage	V _{CC}		2.3	3.0	3.6	V
Data Retention Voltage	V_{DR}	Chip Disabled ³	1.8			V
Input High Voltage	V _{IH}		1.8		V _{CC} +0.3	V
Input Low Voltage	V _{IL}		-0.3		0.6	V
Output High Voltage	V _{OH}	I _{OH} = 0.2mA	V _{CC} -0.2			V
Output Low Voltage	V _{OL}	I _{OL} = -0.2mA			0.2	V
Input Leakage Current	I _{LI}	V _{IN} = 0 to V _{CC}			0.5	μΑ
Output Leakage Current	I _{LO}	OE = V _{IH} or Chip Disabled			0.5	μА
Read/Write Operating Supply Current @ 1 µS Cycle Time ²	I _{CC1}	V_{CC} =3.6 V, V_{IN} = V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0		2.0	3.0	mA
Read/Write Operating Supply Current @ 70 nS Cycle Time ²	I _{CC2}	V_{CC} =3.6 V, V_{IN} = V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0		9.5	14.0	mA
Page Mode Operating Supply Current @ 70ns Cycle Time ² (Refer to Power Savings with Page Mode Operation diagram)	I _{CC3}	V_{CC} =3.6 V, V_{IN} = V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0,		4		mA
Read/Write Quiescent Operating Supply Current ³	I _{CC4}	V_{CC} =3.6 V, V_{IN} = V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0, f = 0			3.0	mA
Maximum Standby Current ³	I _{SB1}	$V_{IN} = V_{CC}$ or 0V Chip Disabled $t_A = 85^{\circ}C$, $V_{CC} = 3.6$ V		2.0	20	μА
Maximum Data Retention Current ³	I _{DR}	Vcc = 1.8V, $V_{IN} = V_{CC}$ or 0 Chip Disabled, t_A = 85°C			10	μА

^{1.} Typical values are measured at Vcc=Vcc Typ., $T_A = 25\,^{\circ}\text{C}$ and not 100% tested.

^{2.} This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

^{3.} This device assumes a standby mode if the chip is disabled $\overline{(CE1)}$ high or CE2 low). In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS.

Power Savings with Page Mode Operation ($\overline{WE} = V_{IH}$) Page Address (A4 - A16) Open page Word Address (A0 - A3) Word 1 Word 2 Word 16 CE₁ CE₂ OE Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature. The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 8-bit words of data are read from the open page. By treating addresses A0-A3 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is considerably lower than standard operating currents for low power SRAMs.


Timing Test Conditions

Item	
Input Pulse Level	0.1V _{CC} to 0.9 V _{CC}
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.5 V _{CC}
Output Load	CL = 30pF
Operating Temperature	-40 to +85 °C


Timing

Item	Cumbal	2.3 -	2.3 - 3.6 V		2.7 - 3.6 V		
item	Symbol	Min.	Max.	Min.	Max.	Units	
Read Cycle Time	t _{RC}	70		55		ns	
Address Access Time	t _{AA}		70		55	ns	
Chip Enable to Valid Output	t _{CO}		70		55	ns	
Output Enable to Valid Output	t _{OE}		35		30	ns	
Chip Enable to Low-Z output	t _{LZ}	10		10		ns	
Output Enable to Low-Z Output	t _{OLZ}	5		5		ns	
Chip Disable to High-Z Output	t _{HZ}	0	20	0	15	ns	
Output Disable to High-Z Output	t _{OHZ}	0	20	0	15	ns	
Output Hold from Address Change	t _{OH}	10		10		ns	
Write Cycle Time	t _{WC}	70		55		ns	
Chip Enable to End of Write	t _{CW}	50		45		ns	
Address Valid to End of Write	t _{AW}	50		45		ns	
Write Pulse Width	t _{WP}	40		32.5		ns	
Address Setup Time	t _{AS}	0		0		ns	
Write Recovery Time	t _{WR}	0		0		ns	
Write to High-Z Output	t _{WHZ}		20		15	ns	
Data to Write Time Overlap	t _{DW}	40		30		ns	
Data Hold from Write Time	t _{DH}	0		0		ns	
End Write to Low-Z Output	t _{OW}	5		5		ns	

Timing of Read Cycle ($\overline{CE1} = \overline{OE} = V_{IL}$, $\overline{WE} = CE2 = V_{IH}$)




Timing Waveform of Read Cycle (WE=V_{IH})




Rev. 10 | Page 6 of 10 | www.onsemi.com

Timing Waveform of Write Cycle (WE control)




Timing Waveform of Write Cycle (CE1 Control)



Rev. 10 | Page 7 of 10 | www.onsemi.com


32-Lead TSOP-I Package (T32)



Note:

- 1. All dimensions in millimeters
- 2. Package dimensions exclude molding flash

32-Lead STSOP-I Package (N32)



Note:

- 1. All dimensions in millimeters
- 2. Package dimensions exclude molding flash

Ordering Information

Part Number	Package	Shipping Method	
N01L83W2AT5I	Leaded 32-TSOP I	Tray	
N01L83W2AT25I	Green 32-TSOP I	Tray	
N01L83W2AN5I	Leaded 32-sTSOP I	Tray	
N01L83W2AN25I	Green 32-sTSOP I	Tray	
N01L83W2AT5IT	Leaded 32-TSOP I	Tape & Reel	
N01L83W2AT25IT	Green 32-TSOP I	Tape & Reel	
N01L83W2AN5IT	Leaded 32-sTSOP I	Tape & Reel	
N01L83W2AN25IT	Green 32-sTSOP I	Tape & Reel	

Revision History

Revision #	Date	Change Description
Α	Jan 2001	Initial Advance Release
В	Mar 2001	Added Table 3: Capacitance. Revised quiescent operating current, changed pin 31 to CE1, modified Pin Description and Pin Configuration, other minor edits
С	Dec. 2001	Part number change from EM128L08, modified Overview and Features, added Page Mode Operation diagram and Package diagrams, revised Operating Characteristics table, Functional Description table, Timing diagrams, and Ordering Information diagram
D	Nov. 2002	Replaced Isb and Icc on Product Family table with typical values
E	Dec. 2002	Add 32-pin SOP package
F	Aug, 2004	Changed tWP to 32.5ns and tDW to 30ns for 55ns sort
G	Oct, 2004	Added Green Package Option
Н	Dec. 2005	Added RoHS Compliant
I	September 2006	Converted to AMI Semiconductor
10	July 2008	Converted to ON Semiconductor and new part numbers

ON Semiconductor and ware registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor PO Box 5163, Denver, Colorado 80217 USA **Europe, Middle East & Africa Technical Support: Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada Phone 421-33-790-2910 Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Japan Customer Focus Center: Phone 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative