

15 MHz Rail-to-Rail Operational Amplifiers

OP162/OP262/OP462

FEATURES

Wide bandwidth: 15 MHz Low offset voltage: 325 μV max Low noise: 9.5 nV/√Hz @ 1 kHz

Single-supply operation: 2.7 V to 12 V

Rail-to-rail output swing Low TCVos: 1 μV/°C typ High slew rate: 13 V/μs No phase inversion Unity-gain stable

APPLICATIONS

Portable instrumentation Sampling ADC amplifier Wireless LANs Direct access arrangement Office automation

GENERAL DESCRIPTION

The OP162 (single), OP262 (dual), and OP462 (quad) rail-to-rail 15 MHz amplifiers feature the extra speed new designs require, with the benefits of precision and low power operation. With their incredibly low offset voltage of 45 μV (typical) and low noise, they are perfectly suited for precision filter applications and instrumentation. The low supply current of 500 μA (typical) is critical for portable or densely packed designs. In addition, the rail-to-rail output swing provides greater dynamic range and control than standard video amplifiers.

These products operate from single supplies as low as 2.7 V to dual supplies of ±6 V. The fast settling times and wide output swings recommend them for buffers to sampling A/D converters. The output drive of 30 mA (sink and source) is needed for many audio and display applications; more output current can be supplied for limited durations. The OPx62 family is specified over the extended industrial temperature range (–40°C to +125°C). The single OP162 amplifiers are available in 8-lead SOIC, MSOP, and TSSOP packages. The dual OP262 amplifiers are available in 8-lead SOIC and TSSOP packages. The quad OP462 amplifiers are available in 14-lead, narrow-body SOIC and TSSOP packages.

Rev. F

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

PIN CONFIGURATIONS




Figure 1. 8-Lead Narrow-Body SOIC (S Suffix)




Figure 2. 8-Lead TSSOP (RU Suffix) 8-Lead MSOP (RM Suffix)



Figure 3. 8-Lead Narrow-Body SOIC (S Suffix)




Figure 4. 8-Lead TSSOP (RU Suffix)




Figure 5. 14-Lead Narrow-Body SOIC (S Suffix)




Figure 6. 14-Lead TSSOP (RU Suffix)

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com
Fax: 781.326.8703 © 2005 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Specifications
Absolute Maximum Ratings6
ESD Caution
Typical Performance Characteristics
Applications
Functional Description
Offset Adjustment
Rail-to-Rail Output
Output Short-Circuit Protection
Input Overvoltage Protection
Output Phase Reversal
Power Dissipation
Unused Amplifiers
REVISION HISTORY
1/05—Rev. E to Rev. F
Changes to Absolute Maximum Ratings Table 4 and Table 5 6
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36
Changes to Absolute Maximum Ratings Table 4 and Table 5 6
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36
Changes to Absolute Maximum Ratings Table 4 and Table 5 6 Change to Figure 36

	Power-On Settling Time	14
	Capacitive Load Drive	14
	Total Harmonic Distortion and Crosstalk	15
	PCB Layout Considerations	15
4	pplication Circuits	16
	Single-Supply Stereo Headphone Driver	16
	Instrumentation Amplifier	16
	Direct Access Arrangement	17
	Spice Macro-Model	18
Э	outline Dimensions	19
	Ordering Guide	20

SPECIFICATIONS

@ V_{S} = 5.0 V, V_{CM} = 0 V, T_{A} = 25°C, unless otherwise noted.

Table 1. Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos	OP162G, OP262G, OP462G		45	325	μV
		-40 °C $\leq T_A \leq +125$ °C			800	μV
		H grade, -40° C \leq T _A \leq $+125^{\circ}$ C			1	mV
		D grade		0.8	3	mV
		-40 °C $\leq T_A \leq +125$ °C			5	mV
Input Bias Current	I _B			360	600	nA
		-40 °C $\leq T_A \leq +125$ °C			650	nA
Input Offset Current	los			±2.5	±25	nA
		$-40^{\circ}\text{C} \le \text{T}_{A} \le +125^{\circ}\text{C}$			±40	nA
Input Voltage Range	V _{CM}		0		4	V
Common-Mode Rejection	CMRR	$0 \text{ V} \le V_{CM} \le 4.0 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	70	110		dB
Large Signal Voltage Gain	Avo	$R_L = 2 \text{ k}\Omega$, $0.5 \le V_{OUT} \le 4.5 \text{ V}$		30		V/mV
		$R_L = 10 \text{ k}\Omega, 0.5 \le V_{OUT} \le 4.5 \text{ V}$	65	88		V/mV
		$R_L = 10 \text{ k}\Omega, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	40			V/mV
Long-Term Offset Voltage ¹	Vos	G grade			600	μV
Offset Voltage Drift ²	$\Delta V_{OS}/\Delta T$			1		μV/°C
Bias Current Drift	$\Delta I_B/\Delta T$			250		pA/°C
OUTPUT CHARACTERISTICS						
Output Voltage Swing High	V _{OH}	$I_L = 250 \mu\text{A}, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	4.95	4.99		V
. 3 3 3		$I_L = 5 \text{ mA}$	4.85	4.94		V
Output Voltage Swing Low	V _{OL}	$I_L = 250 \mu\text{A}, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$		14	50	mV
. 5		$I_L = 5 \text{ mA}$		65	150	mV
Short-Circuit Current	Isc	Short to ground		±80		mA
Maximum Output Current	l _{out}			±30		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{S} = 2.7 \text{ V to } 7 \text{ V}$		120		dB
,		$-40^{\circ}\text{C} \le \text{T}_{A} \le +125^{\circ}\text{C}$	90			dB
Supply Current/Amplifier	I _{SY}	OP162, V _{OUT} = 2.5 V		600	750	μΑ
,		-40°C ≤ T _A ≤ +125°C			1	mA
		OP262, OP462, V _{OUT} = 2.5 V		500	700	μΑ
		-40°C ≤ T _A ≤ +125°C			850	μA
DYNAMIC PERFORMANCE						1
Slew Rate	SR	$1 \text{ V} < V_{OUT} < 4 \text{ V}, R_L = 10 \text{ k}\Omega$		10		V/µs
Settling Time	ts	To 0.1%, $A_V = -1$, $V_O = 2 \text{ V step}$		540		ns
Gain Bandwidth Product	GBP	·		15		MHz
Phase Margin	φm			61		Degrees
NOISE PERFORMANCE	-					1
Voltage Noise	e _n p-p	0.1 Hz to 10 Hz		0.5		μV p-p
_		f = 1 kHz	1	9.5		nV/√Hz
Voltage Noise Density	e _n	I = I K Z		9.5		1 11 1/1/11/2

 $^{^1}$ Long-term offset voltage is guaranteed by a 1000 hour life test performed on three independent lots at 125°C, with an LTPD of 1.3. 2 Offset voltage drift is the average of the -40°C to +25°C delta and the +25°C to +125°C delta.

@ $V_S = 3.0 \text{ V}$, $V_{CM} = 0 \text{ V}$, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.

Table 2. Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos	OP162G, OP262G, OP462G		50	325	μV
		G, H grades, -40° C \leq T _A \leq $+125^{\circ}$ C			1	mV
		D grade		8.0	3	mV
		$-40^{\circ}\text{C} \le \text{T}_{A} \le +125^{\circ}\text{C}$			5	mV
Input Bias Current	I _B			360	600	nA
Input Offset Current	los			±2.5	±25	nA
Input Voltage Range	V _{CM}		0		2	V
Common-Mode Rejection	CMRR	$0 \text{ V} \le V_{CM} \le 2.0 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	70	110		dB
Large Signal Voltage Gain	Avo	$R_L = 2 \text{ k}\Omega$, $0.5 \text{ V} \le V_{\text{OUT}} \le 2.5 \text{ V}$		20		V/mV
		$R_L = 10 \text{ k}\Omega$, $0.5 \text{ V} \le V_{OUT} \le 2.5 \text{ V}$	20	30		V/mV
Long-Term Offset Voltage ¹	Vos	G grade			600	μV
OUTPUT CHARACTERISTICS						
Output Voltage Swing High	V _{OH}	$I_L = 250 \mu\text{A}$	2.95	2.99		V
		I _L = 5 mA	2.85	2.93		V
Output Voltage Swing Low	V _{OL}	I _L = 250 μA		14	50	mV
		I∟= 5 mA		66	150	mV
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 2.7 \text{ V to } 7 \text{ V},$				
		$-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$	60	110		dB
Supply Current/Amplifier	Isy	OP162, V _{OUT} = 1.5 V		600	700	μΑ
		$-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$			1	mA
		OP262, OP462, V _{OUT} = 1.5 V		500	650	μΑ
		$-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$			850	μΑ
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 10 \text{ k}\Omega$		10		V/µs
Settling Time	ts	To 0.1%, $A_V = -1$, $V_O = 2$ V step		575		ns
Gain Bandwidth Product	GBP			15		MHz
Phase Margin	φm			59		Degrees
NOISE PERFORMANCE						
Voltage Noise	e _n p-p	0.1 Hz to 10 Hz		0.5		μV p-p
Voltage Noise Density	e _n	f = 1 kHz		9.5		nV/√ Hz
Current Noise Density	in	f = 1 kHz		0.4		pA/√Hz

¹ Long-term offset voltage is guaranteed by a 1000 hour life test performed on three independent lots at 125°C, with an LTPD of 1.3.

@ $V_S = \pm 5.0 \text{ V}$, $V_{CM} = 0 \text{ V}$, $T_A = 25$ °C, unless otherwise noted.

Table 3. Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos	OP162G, OP262G, OP462G		25	325	μV
		-40 °C $\leq T_A \leq +125$ °C			800	μV
		H grade, -40° C \leq T _A \leq $+125^{\circ}$ C			1	mV
		D grade		0.8	3	mV
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			5	mV
Input Bias Current	I _B			260	500	nA
		$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$			650	nA
Input Offset Current	los			±2.5	±25	nA
		-40°C ≤ T _A ≤ +125°C			±40	nA
Input Voltage Range	V_{CM}		-5		+4	V
Common-Mode Rejection	CMRR	$-4.9 \text{ V} \le \text{V}_{CM} \le +4.0 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{A} \le +125^{\circ}\text{C}$	70	110		dB
Large Signal Voltage Gain	Avo	$R_L = 2 k\Omega, -4.5 V \le V_{OUT} \le +4.5 V$		35		V/mV
3 3 3		$R_L = 10 \text{ k}\Omega, -4.5 \text{ V} \le V_{OUT} \le +4.5 \text{ V}$	75	120		V/mV
		-40°C ≤ T _A ≤ +125°C	25			V/mV
Long-Term Offset Voltage ¹	Vos	G grade			600	μV
Offset Voltage Drift ²	$\Delta V_{OS}/\Delta T$			1		μV/°C
Bias Current Drift	$\Delta I_B/\Delta T$			250		pA/°C
OUTPUT CHARACTERISTICS						
Output Voltage Swing High	V _{OH}	$I_L = 250 \mu\text{A}, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	4.95	4.99		V
. 3 3 3		I _L = 5 mA	4.85	4.94		V
Output Voltage Swing Low	VoL	$I_L = 250 \mu\text{A}, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$		-4.99	-4.95	V
, 3		I _L = 5 mA		-4.94	-4.85	V
Short-Circuit Current	Isc	Short to ground		±80		mA
Maximum Output Current	Іоит	_		±30		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 1.35 \text{ V to } \pm 6 \text{ V},$				
,		$-40^{\circ}\text{C} \le \text{T}_{A} \le +125^{\circ}\text{C}$	60	110		dB
Supply Current/Amplifier	I _{SY}	OP162, V _{OUT} = 0 V		650	800	μΑ
11,7		-40°C ≤ T _A ≤ +125°C			1.15	mA
		OP262, OP462, V _{OUT} = 0 V		550	775	μΑ
		-40° C \leq T _A \leq $+125^{\circ}$ C			1	mA
Supply Voltage Range	Vs		3.0 (±1.5)		12 (±6)	V
DYNAMIC PERFORMANCE	1		` '			
Slew Rate	SR	$-4 \text{ V} < \text{V}_{\text{OUT}} < 4 \text{ V}, R_L = 10 \text{ k}\Omega$		13		V/µs
Settling Time	ts	To 0.1%, $A_V = -1$, $V_O = 2$ V step		475		ns
Gain Bandwidth Product	GBP	1, 10 27 300		15		MHz
Phase Margin	φ _m			64		Degrees
NOISE PERFORMANCE	1					3.2.2
Voltage Noise	e _n p-p	0.1 Hz to 10 Hz		0.5		μV p-p
Voltage Noise Density	e _n p-p	f = 1 kHz		9.5		ην β-β ηV/√Hz
Current Noise Density	i _n	f = 1 kHz		0.4		pA/√Hz
Current Noise Delisity	In	I - I NIIZ		U. '1		pA/√⊓Z

 $^{^1}$ Long-term offset voltage is guaranteed by a 1000 hour life test performed on three independent lots at +125°C, with an LTPD of 1.3. 2 Offset voltage drift is the average of the -40° C to +25°C delta and the +25°C to +125°C delta.

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Min
Supply Voltage	±6 V
Input Voltage ¹	±6 V
Differential Input Voltage ²	±0.6 V
Internal Power Dissipation	
SOIC (S)	Observe Derating Curves
MSOP (RM)	Observe Derating Curves
TSSOP (RU)	Observe Derating Curves
Output Short-Circuit Duration	Observe Derating Curves
Storage Temperature Range	−65°C to +150°C
Operating Temperature Range	-40°C to +125°C
Junction Temperature Range	−65°C to +150°C
Lead Temperature Range	
(Soldering, 10 sec)	300°C

¹ For supply voltages greater than 6 V, the input voltage is limited to less than or equal to the supply voltage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 5.

Package Type	θ_{JA}^1	θις	Unit
8-Lead SOIC (S)	157	56	°C/W
8-Lead TSSOP (RU)	208		°C/W
8-Lead MSOP (RM)	190	44	°C/W
14-Lead SOIC (S)	105		°C/W
14-Lead TSSOP (RU)	148		°C/W

 $^{^1}$ θ_{JA} is specified for the worst-case conditions, that is, θ_{JA} is specified for a device soldered in circuit board for SOIC, MSOP, and TSSOP packages.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



² For differential input voltages greater than 0.6 V, the input current should be limited to less than 5 mA to prevent degradation or destruction of the input devices.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. OP462 Input Offset Voltage Distribution




Figure 8. OP462 Input Offset Voltage Drift (TCV_{OS})




Figure 9. OP462 Input Bias Current vs. Common-Mode Voltage




Figure 10. OP462 Input Offset Voltage vs. Temperature




Figure 11. OP462 Input Bias Current vs. Temperature




Figure 12. OP462 Input Offset Current vs. Temperature




Figure 13. OP462 Output High Voltage vs. Temperature




Figure 14. OP462 Output Low Voltage vs. Temperature




Figure 15. OP462 Open-Loop Gain vs. Temperature




Figure 16. Output Low Voltage to Supply Rail vs. Load Current




Figure 17. Supply Current/Amplifier vs. Temperature




Figure 18. OP462 Supply Current/Amplifier vs. Supply Voltage




Figure 19. Open-Loop Gain and Phase vs. Frequency (No Load)




Figure 20. Closed-Loop Gain vs. Frequency




Figure 21. Maximum Output Swing vs. Frequency




Figure 22. Step Size vs. Settling Time




Figure 23. Small-Signal Overshoot vs. Capacitance




Figure 24. Voltage Noise Density vs. Frequency




Figure 25. Current Noise Density vs. Frequency




Figure 26. Output Impedance vs. Frequency




Figure 27. CMRR vs. Frequency




Figure 28. PSRR vs. Frequency




Figure 29. 0.1 Hz to 10 Hz Noise




Figure 30. No Phase Reversal ($V_{IN} = 12 \text{ V p-p}, V_S = \pm 5 \text{ V}, A_V = 1$)




Figure 31. Small Signal Transient Response




Figure 32. Large Signal Transient Response

APPLICATIONS

FUNCTIONAL DESCRIPTION

The OPx62 family is fabricated using Analog Devices' high speed complementary bipolar process, also called XFCB. This process trench isolates each transistor to lower parasitic capacitances for high speed performance. This high speed process has been implemented without sacrificing the excellent transistor matching and overall dc performance characteristic of Analog Devices' complementary bipolar process. This makes the OPx62 family an excellent choice as an extremely fast and accurate low voltage op amp.

Figure 33 shows a simplified equivalent schematic for the OP162. A PNP differential pair is used at the input of the device. The cross connecting of the emitters lowers the transconductance of the input stage improving the slew rate of the device. Lowering the transconductance through cross connecting the emitters has another advantage in that it provides a lower noise factor than if emitter degeneration resistors were used. The input stage can function with the base voltages taken all the way to the negative power supply, or up to within 1 V of the positive power supply.




Figure 33. Simplified Schematic

Two complementary transistors in a common-emitter configuration are used for the output stage. This allows the output of the device to swing to within 50 mV of either supply rail at load currents less than 1 mA. As load current increases, the maximum voltage swing of the output decreases. This is due to the collector-to-emitter saturation voltages of the output transistors increasing. The gain of the output stage, and consequently the open-loop gain of the amplifier, is dependent on the load resistance connected at the output. Because the dominant pole frequency is inversely proportional to the open-loop gain, the unity-gain bandwidth of the device is not affected by the load resistance. This is typically the case in rail-to-rail output devices.

OFFSET ADJUSTMENT

Because the OP162/OP262/OP462 have an exceptionally low typical offset voltage, adjustment to correct offset voltage may not be needed. However, the OP162 has pinouts to attach a nulling resistor. Figure 34 shows how the OP162 offset voltage can be adjusted by connecting a potentiometer between Pin 1 and Pin 8, and connecting the wiper to $V_{\text{CC}}.$ It is important to avoid accidentally connecting the wiper to $V_{\text{EE}},$ as this can damage the device. The recommended value for the potentiometer is $20~\text{k}\Omega.$




Figure 34. Offset Adjustment Schematic

RAIL-TO-RAIL OUTPUT

The OP162/OP262/OP462 have a wide output voltage range that extends to within 60 mV of each supply rail with a load current of 5 mA. Decreasing the load current extends the output voltage range even closer to the supply rails. The common-mode input range extends from ground to within 1 V of the positive supply. It is recommended that there be some minimal amount of gain when a rail-to-rail output swing is desired. The minimum gain required is based on the supply voltage and can be found as

$$A_{V,min} = \frac{V_{S}}{V_{S} - 1}$$

where V_s is the positive supply voltage. With a single-supply voltage of 5 V, the minimum gain to achieve rail-to-rail output should be 1.25.

OUTPUT SHORT-CIRCUIT PROTECTION

To achieve a wide bandwidth and high slew rate, the output of the OP162/OP262/OP462 are not short-circuit protected. Shorting the output directly to ground or to a supply rail may destroy the device. The typical maximum safe output current is ± 30 mA. Steps should be taken to ensure the output of the device will not be forced to source or sink more than 30 mA.

In applications where some output current protection is needed, but not at the expense of reduced output voltage headroom, a low value resistor in series with the output can be used. This is shown in Figure 35. The resistor is connected within the feedback loop of the amplifier so that if V_{OUT} is shorted to ground

and $V_{\rm IN}$ swings up to 5 V, the output current will not exceed 30 mA. For single 5 V supply applications, resistors less than 169 Ω are not recommended.




Figure 35. Output Short-Circuit Protection

INPUT OVERVOLTAGE PROTECTION

The input voltage should be limited to ± 6 V, or damage to the device can occur. Electrostatic protection diodes placed in the input stage of the device help protect the amplifier from static discharge. Diodes are connected between each input as well as from each input to both supply pins as shown in the simplified equivalent circuit in Figure 33. If an input voltage exceeds either supply voltage by more than 0.6 V, or if the differential input voltage is greater than 0.6 V, these diodes energize causing overvoltage damage.

The input current should be limited to less than 5 mA to prevent degradation or destruction of the device by placing an external resistor in series with the input at risk of being overdriven. The size of the resistor can be calculated by dividing the maximum input voltage by 5 mA. For example, if the differential input voltage could reach 5 V, the external resistor should be 5 V/5 mA = 1 k Ω . In practice, this resistor should be placed in series with both inputs to balance any offset voltages created by the input bias current.

OUTPUT PHASE REVERSAL

The OP162/OP262/OP462 are immune to phase reversal as long as the input voltage is limited to ± 6 V. Figure 30 shows the output of a device with the input voltage driven beyond the supply voltages. Although the device's output does not change phase, large currents due to input overvoltage could result, damaging the device. In applications where the possibility of an input voltage exceeding the supply voltage exists, overvoltage protection should be used, as described in the previous section.

POWER DISSIPATION

The maximum power that can be safely dissipated by the OP162/OP262/OP462 is limited by the associated rise in junction temperature. The maximum safe junction temperature is 150°C; device performance suffers when this limit is exceeded. If this maximum is only momentarily exceeded, proper circuit operation will be restored as soon as the die temperature is reduced. Leaving the device in an "overheated" condition for an extended period can result in permanent damage to the device.

To calculate the internal junction temperature of the OPx62, use the formula

$$T_I = P_{DISS} \times \theta_{IA} + T_A$$

where:

 T_J is the OPx62 junction temperature.

 P_{DISS} is the OPx62 power dissipation.

 θ_{JA} is the OPx62 package thermal resistance, junction-to-ambient temperature.

 T_A is the ambient temperature of the circuit.

The power dissipated by the device can be calculated as

$$P_{DISS} = I_{LOAD} \times (V_S - V_{OUT})$$

where:

 I_{LOAD} is the OPx62 output load current.

 V_s is the OPx62 supply voltage.

 V_{OUT} is the OPx62 output voltage.

Figure 36 and Figure 37 provide a convenient way to determine if the device is being overheated. The maximum safe power dissipation can be found graphically, based on the package type and the ambient temperature around the package. By using the previous equation, it is a simple matter to see if P_{DISS} exceeds the device's power derating curve. To ensure proper operation, it is important to observe the recommended derating curves shown in Figure 36 and Figure 37.




Figure 36. Maximum Power Dissipation vs. Temperature for 8-Lead Package Types




Figure 37. Maximum Power Dissipation vs. Temperature for 14-Lead Package Types

UNUSED AMPLIFIERS

It is recommended that any unused amplifiers in a dual or a quad package be configured as a unity-gain follower with a $1~k\Omega$ feedback resistor connected from the inverting input to the output, and the noninverting input tied to the ground plane.

POWER-ON SETTLING TIME

The time it takes for the output of an op amp to settle after a supply voltage is delivered can be an important consideration in some power-up-sensitive applications. An example of this would be in an A/D converter where the time until valid data can be produced after power-up is important.

The OPx62 family has a rapid settling time after power-up. Figure 38 shows the OP462 output settling times for a single-supply voltage of $V_S = +5$ V. The test circuit in Figure 39 was used to find the power-on settling times for the device.




Figure 38. Oscilloscope Photo of V_S and V_{OUT}




Figure 39. Test Circuit for Power-On Settling Time

CAPACITIVE LOAD DRIVE

The OP162/OP262/OP462 are high speed, extremely accurate devices that tolerate some capacitive loading at their outputs. As load capacitance increases, unity-gain bandwidth of an OPx62 device decreases. This also causes an increase in overshoot and settling time for the output. Figure 41 shows an example of this with the device configured for unity gain and driving a 10 $k\Omega$ resistor and 300 pF capacitor placed in parallel.

By connecting a series R-C network, commonly called a "snubber" network, from the output of the device to ground, this ringing can be eliminated and overshoot can be significantly reduced. Figure 40 shows how to set up the snubber network, and Figure 42 shows the improvement in output response with the network added.




Figure 40. Snubber Network Compensation for Capacitive Loads




Figure 41. A Photo of a Ringing Square Wave




Figure 42. A Photo of a Nice Square Wave at the Output

The network operates in parallel with the load capacitor, C_L, and provides compensation for the added phase lag. The actual values of the network resistor and capacitor are empirically determined to minimize overshoot and maximize unity-gain bandwidth. Table 6 shows a few sample snubber networks for large load capacitors.

Table 6. Snubber Networks for Large Capacitive Loads

C _{LOAD}	R _X	C _X
< 300 pF	140 Ω	10 nF
500 pF	100 Ω	10 nF
1 nF	80 Ω	10 nF
10 nF	10 Ω	47 nF

Higher load capacitance will reduce the unity-gain bandwidth of the device. Figure 43 shows unity-gain bandwidth vs. capacitive load. The snubber network does not provide any increase in bandwidth, but it substantially reduces ringing and overshoot, as shown between Figure 41 and Figure 42.




Figure 43. Unity-Gain Bandwidth vs. CLOAD

TOTAL HARMONIC DISTORTION AND CROSSTALK

The OPx62 device family offers low total harmonic distortion making it an excellent choice for audio applications. Figure 44 shows a graph of THD plus noise figures at 0.001% for the OP462.

Figure 45 shows the worst case crosstalk between two amplifiers in the OP462. A 1 V rms signal is applied to one amplifier while measuring the output of an adjacent amplifier. Both amplifiers are configured for unity gain and supplied with ± 2.5 V.




Figure 44. THD + N vs. Frequency




Figure 45. Crosstalk vs. Frequency

PCB LAYOUT CONSIDERATIONS

Because the OP162/OP262/OP462 can provide gains at high frequency, careful attention to board layout and component selection is recommended. As with any high speed application, a good ground plane is essential to achieve the optimum performance. This can significantly reduce the undesirable effects of ground loops and I \times R losses by providing a low impedance reference point. Best results are obtained with a multilayer board design with one layer assigned to ground plane.

Use chip capacitors for supply bypassing, with one end of the capacitor connected to the ground plane and the other end connected within 1/8 inch of each power pin. An additional large tantalum electrolytic capacitor (4.7 μF to 10 $\mu F)$ should be connected in parallel. This capacitor provides current for fast, large-signal changes at the device's output; therefore, it does not need to be placed as close to the supply pins.

APPLICATION CIRCUITS

SINGLE-SUPPLY STEREO HEADPHONE DRIVER

Figure 46 shows a stereo headphone output amplifier that can operate from a single 5 V supply. The reference voltage is derived by dividing the supply voltage down with two 100 k Ω resistors. A 10 μF capacitor prevents power supply noise from contaminating the audio signal and establishes an ac ground for the volume control potentiometers.

The audio signal is ac-coupled to each noninverting input through a 10 μF capacitor. The gain of the amplifier is controlled by the feedback resistors and is (R2/R1) + 1. For this example, the gain is 6. By removing R1, the amplifier would have unity gain. To short-circuit protect the output of the device, a 169 Ω resistor is placed at the output in the feedback network. This prevents any damage to the device if the headphone output becomes shorted. A 270 μF capacitor is used at the output to couple the amplifier to the headphone. This value is much larger than that used for the input because of the low impedance of headphones, which can range from 32 Ω to 600 Ω or more.




Figure 46. Headphone Output Amplifier

INSTRUMENTATION AMPLIFIER

Because of their high speed, low offset voltages, and low noise characteristics, the OP162/OP262/OP462 can be used in a wide variety of high speed applications, including precision instrumentation amplifiers. Figure 47 shows an example of such an application.




Figure 47. High Speed Instrumentation Amplifier

The differential gain of the circuit is determined by R_G, where

$$A_{DIFF} = 1 + \frac{2}{R_G}$$

with the R_G resistor value in $k\Omega$. Removing R_G sets the circuit gain to unity.

The fourth op amp, OP462-D, is optional and is used to improve CMRR by reducing any input capacitance to the amplifier. By shielding the input signal leads and driving the shield with the common-mode voltage, input capacitance is eliminated at common-mode voltages. This voltage is derived from the midpoint of the outputs of OP462-A and OP462-B by using two $10~\mbox{k}\Omega$ resistors followed by OP462-D as a unity-gain buffer.

It is important to use 1% or better tolerance components for the 2 $k\Omega$ resistors, as the common-mode rejection is dependent on their ratios being exact. A potentiometer should also be connected in series with the OP462-C noninverting input resistor to ground to optimize common-mode rejection.

The circuit in Figure 47 was implemented to test its settling time. The instrumentation amp was powered with -5 V, so the input step voltage went from -5 V to +4 V to keep the OP462 within its input range. Therefore, the 0.05% settling range is when the output is within 4.5 mV. Figure 48 shows the positive slope settling time to be 1.8 μ s, and Figure 49 shows a settling time of 3.9 μ s for the negative slope.




Figure 48. Positive Slope Settling Time




Figure 49. Negative Slope Settling Time

DIRECT ACCESS ARRANGEMENT

Figure 50 shows a schematic for a 5 V single-supply transmit/ receive telephone line interface for 600 Ω transmission systems. It allows full-duplex transmission of signals on a transformercoupled 600 Ω line. Amplifier A1 provides gain that can be adjusted to meet the modem output drive requirements. Both A1 and A2 are configured to apply the largest possible differential signal to the transformer. The largest signal available on a single 5 V supply is approximately 4.0 V p-p into a 600 Ω transmission system. Amplifier A3 is configured as a difference amplifier to extract the receive information from the transmission line for amplification by A4. A3 also prevents the transmit signal from interfering with the receive signal. The gain of A4 can be adjusted in the same manner as A1 to meet the modem's input signal requirements. Standard resistor values permit the use of SIP (single in-line package) format resistor arrays. Couple this with the OP462 14-lead SOIC or TSSOP package and this circuit offers a compact solution.





Figure 50. Single-Supply Direct Access Arrangement for Modems

SPICE MACRO-MODEL

```
* OP162/OP262/OP462 SPICE Macro-model
                                                              ECM 13 98 POLY (2) (1, 98) (2, 98) 0 0.5 0.5
* 7/96, Ver. 1
                                                             R2 13 14 1E+6
* Troy Murphy / ADSC
                                                             R3 14 98 70
                                                              C3 13 14 80E-12
* Copyright 1996 by Analog Devices
                                                              * POLE AT 1.5MHz, ZERO AT 3MHz
* Refer to "README.DOC" file for License Statement. Use of this model
* indicates your acceptance of the terms and provisions in the License G2 21 98 (10, 98) .588E-6
* Statement
                                                              R4 21 98 1.7E6
                                                              R5 21 22 1.7E6
* Node Assignments
                                                             C4 22 98 31.21E-15
             noninverting input
                                                              * POLE AT 6MHz, ZERO AT 3MHz
                    inverting input
                            positive supply
                                   negative supply
                                                             E1 23 98 (21, 98) 2
                                          output
                                                              R6 23 24 53E+3
                                                             R7 24 98 53E+3
                                                             C5 23 24 1E-12
.SUBCKT OP162 1
                            99
                                   50
                                          45
                                                              * SECOND GAIN STAGE
*INPUT STAGE
                                                              G3 25 98 (24, 98) 40E-6
Q1 5 7 3 PIX 5
                                                             R8 25 98 1.65E+6
Q2 6 2 4 PIX 5
                                                             D3 25 99 DX
Ios 1 2 1.25E-9
                                                             D4 50 25 DX
I1 99 15 85E-6
EOS 7 1 POLY(1) (14, 20) 45E-6 1
                                                              * OUTPUT STAGE
RC1 5 50 3.035E+3
RC2 6 50 3.035E+3
                                                              GSY 99 50 POLY (1) (99, 50) 277.5E-6 7.5E-6
RE1 3 15 607
                                                              R9 99 20 100E3
RE2 4 15 607
                                                              R10 20 50 100E3
                                                              Q3 45 41 99 POUT 4
Q4 45 43 50 NOUT 2
C1 5 6 600E-15
D1 3 8 DX
D2 4 9 DX
                                                             EB1 99 40 POLY (1) (98, 25) 0.70366 1
V1 99 8 DC 1
                                                             EB2 42 50 POLY (1) (25, 98) 0.73419 1
V2 99 9 DC 1
                                                              RB1 40 41 500
                                                             RB2 42 43 500
* 1st GAIN STAGE
                                                              CF 45 25 11E-12
                                                             D5 46 99 DX
EREF 98 0 (20, 0) 1
                                                             D6 47 43 DX
G1 98 10 (5, 6) 10.5
                                                              V3 46 41 0.7
   10 98 1
                                                             V4 47 50 0.7
R1
   10 98 3.3E-9
C2
                                                             MODEL PIX PNP (Bf=117.7)
* COMMON-MODE STAGE WITH ZERO AT 4kHz
                                                              .MODEL POUT PNP (BF=119, IS=2.782E-17, VAF=28, KF=3E-7)
                                                              .MODEL NOUT NPN (BF=110, IS=1.786E-17, VAF=90, KF=3E-7)
                                                              .MODEL DX D()
                                                              . ENDS
```


OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 51. 8-Lead Standard Small Outline Package [SOIC] Narrow Body S-Suffix (R-8)

Dimensions shown in millimeters and (inches)





COMPLIANT TO JEDEC STANDARDS MO-187AA

Figure 52. 8-Lead Mini Small Outline Package [MSOP] (RM-8)




Figure 53. 8-Lead Thin Shrink Small Outline Package [TSSOP) (RU-8) Dimensions shown in millimeters




Figure 54. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14) Dimensions shown in millimeters

8.75 (0.3445) 8.55 (0.3366) R R R R R 4.00 (0.1575) 6.20 (0.2441) 5.80 (0.2283) 3.80 (0.1496) 0.50 (0.0197) × 45° 1.27 (0.0500) 1.75 (0.0689) BSC 0.25 (0.0098) 0.25 (0.0098) 1.35 (0.0531) 0.10 (0.0039) 0.51 (0.0201) SEATING <u>o</u>. 1.27 (0.0500) 0.25 (0.0098) COPLANARITY 0.31 (0.0122) PLANE 0.10 0.40 (0.0157) 0.17 (0.0067)

COMPLIANT TO JEDEC STANDARDS MS-012AB
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 55. 14-Lead Standard Small Outline Package [SOIC] Narrow Body S-Suffix (R-14) Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
OP162GS	-40°C to +125°C	8-Lead SOIC	S-Suffix (R-8)	
OP162GS-REEL	−40°C to +125°C	8-Lead SOIC	S-Suffix (R-8)	
OP162GS-REEL7	−40°C to +125°C	8-Lead SOIC	S-Suffix (R-8)	
OP162GSZ ¹	−40°C to +125°C	8-Lead SOIC	S-Suffix (R-8)	
OP162GSZ-REEL ¹	-40°C to +125°C	8-Lead SOIC	S-Suffix (R-8)	
OP162GSZ-REEL7 ¹	−40°C to +125°C	8-Lead SOIC	S-Suffix (R-8)	
OP162DRU-REEL	−40°C to +125°C	8-Lead TSSOP	RU-8	
OP162DRUZ-REEL ¹	−40°C to +125°C	8-Lead TSSOP	RU-8	
OP162HRU-REEL	−40°C to +125°C	8-Lead TSSOP	RU-8	
OP162HRUZ-REEL ¹	−40°C to +125°C	8-Lead TSSOP	RU-8	
OP162DRM-REEL	−40°C to +125°C	8-Lead MSOP	RM-8	AND
OP162DRMZ-REEL ¹	-40°C to +125°C	8-Lead MSOP	RM-8	AOJ
OP262DRU-REEL	-40°C to +125°C	8-Lead TSSOP	RU-8	
OP262DRUZ-REEL ¹	−40°C to +125°C	8-Lead TSSOP	RU-8	
OP262GS	−40°C to +125°C	8-Lead SOIC	S-Suffix (R-8)	
OP262GS-REEL	−40°C to +125°C	8-Lead SOIC	S-Suffix (R-8)	
OP262GS-REEL7	−40°C to +125°C	8-Lead SOIC	S-Suffix (R-8)	
OP262GSZ ¹	-40°C to +125°C	8-Lead SOIC	S-Suffix (R-8)	
OP262GSZ-REEL ¹	−40°C to +125°C	8-Lead SOIC	S-Suffix (R-8)	
OP262GSZ-REEL7 ¹	-40°C to +125°C	8-Lead SOIC	S-Suffix (R-8)	
OP262HRU-REEL	−40°C to +125°C	8-Lead TSSOP	RU-8	
OP262HRUZ-REEL ¹	−40°C to +125°C	8-Lead TSSOP	RU-8	
OP462DRU-REEL	−40°C to +125°C	14-Lead TSSOP	RU-14	
OP462DRUZ-REEL ¹	−40°C to +125°C	14-Lead TSSOP	RU-14	
OP462DS	−40°C to +125°C	14-Lead SOIC	S-Suffix (R-14)	
OP462DS-REEL	−40°C to +125°C	14-Lead SOIC	S-Suffix (R-14)	
OP462DS-REEL7	−40°C to +125°C	14-Lead SOIC	S-Suffix (R-14)	
OP462DSZ ¹	−40°C to +125°C	14-Lead SOIC	S-Suffix (R-14)	
OP462DSZ-REEL ¹	−40°C to +125°C	14-Lead SOIC	S-Suffix (R-14)	
OP462DSZ-REEL7 ¹	−40°C to +125°C	14-Lead SOIC	S-Suffix (R-14)	
OP462GS	−40°C to +125°C	14-Lead SOIC	S-Suffix (R-14)	
OP462GS-REEL	−40°C to +125°C	14-Lead SOIC	S-Suffix (R-14)	
OP462GS-REEL7	−40°C to +125°C	14-Lead SOIC	S-Suffix (R-14)	
OP462GSZ ¹	−40°C to +125°C	14-Lead SOIC	S-Suffix (R-14)	
OP462GSZ-REEL ¹	−40°C to +125°C	14-Lead SOIC	S-Suffix (R-14)	
OP462GSZ-REEL7 ¹	−40°C to +125°C	14-Lead SOIC	S-Suffix (R-14)	
OP462HRU-REEL	−40°C to +125°C	14-Lead TSSOP	RU-14	
OP462HRUZ-REEL ¹	−40°C to +125°C	14-Lead TSSOP	RU-14	

 $^{^{1}}$ Z = Pb-free part.



www.analog.com