## **Octal Bus Buffer**

The MC74VHC244 is an advanced high speed CMOS octal bus buffer fabricated with silicon gate CMOS technology.

The MC74VHC244 is a noninverting 3-state buffer, and has two active-low output enables. This device is designed to be used with 3-state memory address drivers, etc.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7 V, allowing the interface of 5 V systems to 3 V systems.

- High Speed:  $t_{PD} = 3.9 \text{ ns}$  (Typ) at  $V_{CC} = 5 \text{ V}$
- Low Power Dissipation:  $I_{CC} = 4 \mu A \text{ (Max)}$  at  $T_A = 25^{\circ}\text{C}$
- High Noise Immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2 V to 5.5 V Operating Range
- Low Noise: V<sub>OLP</sub> = 0.9 V (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: Human Body Model > 2000 V Machine Model > 200 V
- Chip Complexity: 136 FETs
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant




Figure 1. Logic Diagram




## ON Semiconductor™

http://onsemi.com


## **MARKING DIAGRAMS**



SOIC-20 DW SUFFIX CASE 751D







VHC244 = Specific Device Code A = Assembly Location

WL, L = Wafer Lot Y = Year WW, W = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### **PIN ASSIGNMENT**



## **ORDERING INFORMATION**

See detailed ordering and shipping information in the Ordering Information Table on page 2 of this data sheet.

### **FUNCTION TABLE**

INP	OUTPUTS	
OEA, OEB	A, B	YA, YB
L	L	L
L	Н	Н
Н	X	Z

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74VHC244DWR2G	SOIC-20 WB (Pb-Free)	1000/Tape & Reel
MC74VHC244DTG		75 Units/Rail
MC74VHC244DTR2G	TSSOP-20 (Pb-Free)	2500/Tape & Reel
NLV74VHC244DTR2G*	( /	2500/Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## MAXIMUM RATINGS (Note 1)

Symbol	Р	arameter	Value	Unit
V <sub>CC</sub>	Positive DC Supply Voltage		-0.5 to +7.0	V
V <sub>IN</sub>	Digital Input Voltage		-0.5 to +7.0	V
V <sub>OUT</sub>	DC Output Voltage		-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input Diode Current		-20	mA
lok	Output Diode Current		±20	mA
l <sub>out</sub>	DC Output Current, per Pin		±25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	6	±75	mA
P <sub>D</sub>	Power Dissipation in Still Air	SOIC TSSOP	500 450	mW
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	>2000 >200 >2000	V
I <sub>LATCHUP</sub>	Latchup Performance	Above $V_{CC}$ and Below GND at 125°C (Note 5)	±300	mA
$\theta_{\sf JA}$	Thermal Resistance, Junction-to-Amb	ient SOIC TSSOP	96 128	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1.  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ . Unused inputs must always be tied to an appropriate logic voltage

- Tested to EIA/JESD22-A114-A
   Tested to EIA/JESD22-A115-A
- 4. Tested to JESD22-C101-A
- 5. Tested to EIA/JESD78

<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

## **RECOMMENDED OPERATING CONDITIONS**

Symbol	Characteristics	Min	Max	Unit	
V <sub>CC</sub>	DC Supply Voltage	2.0	5.5	V	
V <sub>IN</sub>	DC Input Voltage				V
V <sub>OUT</sub>	DC Output Voltage	0	V <sub>CC</sub>	V	
T <sub>A</sub>	T <sub>A</sub> Operating Temperature Range, all Package Types		-55	125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Time	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	100 20	ns/V

# DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 2. Failure Rate vs. Time Junction Temperature

## DC CHARACTERISTICS (Voltages Referenced to GND)

			$v_{cc}$	7	T <sub>A</sub> = 25°0	С	$T_{A} \le$	85°C	-55°C ≤ T	<sub>A</sub> ≤ 125°C	
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V <sub>IH</sub>	Minimum High-Level		2.0	1.5			1.5	1.5	1.5		V
	Input Voltage		3.0 to 5.5	V <sub>CCX</sub> 0.7			V <sub>CCX</sub> 0.7	V <sub>CCX</sub> 0.7	V <sub>CCX</sub> 0.7		
$V_{IL}$	Maximum Low-Level		2.0			0.5		0.5		0.5	V
	Input Voltage		3.0 to 5.5			V <sub>CCX</sub> 0.3		V <sub>CCX</sub> 0.3		V <sub>CCX</sub> 0.3	
V <sub>OH</sub>	Maximum High-Level	$V_{IN} = V_{IH}$ or $V_{IL}$	2.0	1.9	2.0		1.9		1.9		V
	Output Voltage	I <sub>OH</sub> = -50 μA	3.0 4.5	2.9 4.4	3.0 4.5		2.9 4.4		2.9 4.4		
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$	3.0 4.5	2.58 3.94			2.48 3.8		2.34 3.66		
W	Mariana I arri I arral		+	3.94	0.0	0.4	3.0	0.1	3.00	0.4	V
$V_{OL}$	Maximum Low-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OI} = 50 \mu A$	2.0 3.0		0.0 0.0	0.1 0.1		0.1 0.1		0.1 0.1	V
		,	4.5		0.0	0.1		0.1		0.1	
		$V_{IN} = V_{IH}$ or $V_{IL}$ $I_{OH} = 4$ mA $I_{OH} = 8$ mA	3.0 4.5			0.36 0.36		0.44 0.44		0.52 0.52	
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = 5.5 V or GND	0 to 5.5			±0.1		±1.0		±1.0	μΑ
I <sub>OZ</sub>	Maximum 3-State Leakage Current	$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{OUT} = V_{CC}$ or GND	5.5			±0.25		±2.5		±2.5	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per package)	$V_{IN} = V_{CC}$ or GND	5.5			4.0		40.0		40.0	μΑ

## AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$ )

					T <sub>A</sub> = 25°	С	T <sub>A</sub> ≤	85°C		C ≤ T <sub>A</sub> 25°C	
Symbol	Parameter	Test Conditions	N	/lin	Тур	Max	Min	Max	Min	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, A to YA or	$V_{CC}$ = 3.3 $\pm$ 0.3 $V$ $C_L$ = $C_L$ =	15 pF 50 pF		5.8 8.3	8.4 11.9	1.0 1.0	10.0 13.5	1.0 1.0	11.0 14.5	ns
	B to YB	$V_{CC} = 5.0 \pm 0.5 \text{ V}$ $C_L = C_L = C$	15 pF 50 pF		3.9 5.4	5.5 7.5	1.0 1.0	6.5 8.5	1.0 1.0	7.5 9.5	
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time OEA to YA or	$\begin{aligned} &V_{CC}=3.3\pm0.3 \ V & C_L=\\ &R_L=1 \ k\Omega & C_L= \end{aligned}$			6.6 9.1	10.6 14.1	1.0 1.0	12.5 16.0	1.0 1.0	13.5 17.0	ns
	OEB to YB	$\begin{aligned} &V_{CC} = 5.0 \pm 0.5 \ V & C_L = \\ &R_L = 1 \ k\Omega & C_L = \end{aligned}$			4.7 6.2	7.3 9.3	1.0 1.0	8.5 10.5	1.0 1.0	9.5 11.5	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time OEA to YA or	$\begin{aligned} &V_{CC} = 3.3 \pm 0.3 \text{ V}  C_L = \\ &R_L = 1 \text{ k}\Omega \end{aligned}$	50 pF		10.3	14.0	1.0	16.0	1.0	17.0	ns
	OEB to YB	$V_{CC} = 5.0 \pm 0.5 \text{ V}$ $C_L = R_L = 1 \text{ k}\Omega$	50 pF		6.7	9.2	1.0	10.5	1.0	11.5	
t <sub>OSLH</sub> , t <sub>OSHL</sub>	Output to Output Skew	$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $C_L = \text{(Note 6)}$	50 pF			1.5		1.5		1.5	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$ $C_L = \text{(Note 6)}$	50 pF			1.0		1.0		1.5	
C <sub>in</sub>	Maximum Input Capacitance				4	10		10		10	pF
C <sub>out</sub>	Maximum Three-State Output Capacitance (Output in High-Impedance State)				6						pF

		Typical @ 25°C, V <sub>CC</sub> = 5.0V		Ì
$C_{PD}$	Power Dissipation Capacitance (Note 7)	19	pF	

## **NOISE CHARACTERISTICS** (Input $t_r = t_f = 3.0 \text{ ns}$ , $C_L = 50 \text{ pF}$ , $V_{CC} = 5.0 \text{ V}$ )

			T <sub>A</sub> = 25°C		
Symbol	Parameter	Тур	Max	Unit	
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	0.6	0.9	V	
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>		-0.9	V	
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage		3.5	V	
V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage		1.5	V	

 <sup>6.</sup> Parameter guaranteed by design. t<sub>OSLH</sub> = |t<sub>PLHm</sub> - t<sub>PLHn</sub>|, t<sub>OSHL</sub> = |t<sub>PHLm</sub> - t<sub>PHLn</sub>|.
 7. C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC(OPR)</sub> = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>in</sub> + I<sub>CC</sub>/8 (per bit). C<sub>PD</sub> is used to determine the no-load dynamic power consumption; P<sub>D</sub> = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>in</sub> + I<sub>CC</sub> • V<sub>CC</sub>.

## **SWITCHING WAVEFORMS**






Figure 3. Switching Waveform

Figure 4. Switching Waveform

## **TEST CIRCUITS**



\*Includes all probe and jig capacitance



\*Includes all probe and jig capacitance

Figure 5. Test Circuit

Figure 6. Test Circuit





Figure 7. Input Equivalent Circuit

## **PACKAGE DIMENSIONS**

## SOIC-20 WB **DW SUFFIX** CASE 751D-05 ISSUE G




### NOTES:

- NOTES:

  1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
  5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS					
DIM	MIN	MAX				
Α	2.35	2.65				
A1	0.10	0.25				
В	0.35	0.49				
С	0.23	0.32				
D	12.65	12.95				
E	7.40	7.60				
е	1.27	BSC				
Н	10.05	10.55				
h	0.25	0.75				
L	0.50	0.90				
θ	0°	7 °				

#### PACKAGE DIMENSIONS



ON Semiconductor and a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

**ON Semiconductor:** 

MC74VHC244DTR2G MC74VHC244DTG MC74VHC244DWR2G