

The following document contains information on Cypress products. Although the document is marked with the name "Spansion", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

Continuity of Specifications

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

Continuity of Ordering Part Numbers

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry's only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

MB39C502/C503/C504

High Efficiency Single Output Step Down DC/DC Controller Data Sheet (Full Production)



Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."



Notice On Data Sheet Designations

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

Advance Information

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or VIO range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.

MB39C502/C503/C504

High Efficiency Single Output Step Down DC/DC Controller

Data Sheet (Full Production)



1. Description

MB39C502 is a single output step down DC/DC controller using external FETs. It achieves the high efficiency with "Enhanced Low Power Mode (LPM) Operation" in light load. In Enhanced LPM, this controller operates that the quiescent current is reduced only 30µA and the switching frequency is fallen by extending on time. These operations enable to improve the efficiency in light load. Internal compensation circuit with current mode architecture and internal boost switch allow reducing the BOM parts and the component area.

2. Features

- High Efficiency with Enhanced LPM Operation
- Automatic Transition for PFM/PWM
- Enhanced LPM Operation Transferred by SLP N Assertion
- Over Current Alerting
- Reference Voltage Accuracy: ±1%
- Output Voltage Range: 0.7V to 2.0V (MB39C502)

: 2.4V to 3.5V (MB39C503)

: fixed 5V (MB39C504)

■ VIN Input Voltage Range : 4.0V to 25V (MB39C502/C503) : 5.4V to 25V (MB39C504)

- VDD Input Voltage Range: 4.5V to 5.5V (MB39C502/C503)
- Internal 5V LDO with Switchover (MB39C504)
- Fixed Frequency Emulated On-Time Control: 800kHz
- Current Mode Architecture with Internal Compensation Circuit
- Internal Boost Switch
- Fixed 700µs Soft Start Time without Load Dependence
- Internal Discharge FET
- Power Good Monitor
- Enhanced Protection Functions: OVP, UVP, ILIM
- Thermal Shutdown
- Small 3mm × 3mm × 0.75mm QFN16 Package

3. Applications

- Point of Load VR for Note PC
- General Purpose Step Down Regulator




Contents


1.	Description	. 3
2.	Features	. 3
3.	Applications	. 3
4.	Typical Application	. 5
5.	Pin Configuration	. 6
6.	Pin Configuration	. 7
	Block Diagram	
8.	Absolute Maximum Rating	11
	Recommended Operating Conditions	
	Electrical Characteristics	
11.	Protections and Power Good function	
	11.1 Description	23
	11.2 Timing Chart	24
12.	Enhanced LPM Description	
	12.1 Ultra Low Quiescent Current	
	12.2 Extended On Time	
	12.3 Timing Chart of Enhanced LPM	
	Over Current Alerting Description	
14.	Application Note	
	14.1 Setting Operating Conditions	
	14.1.1 Setting Output Voltage	
	14.1.2 Setting Over Current Limitation and Over Current Alerting	
	14.2 Selection Parts	
	14.2.1 Selection of Smoothing Inductor	
	14.2.2 Selection of Switching FET	
	14.2.3 Selection of Fly Back Diode	
	14.2.4 Selection of Boost Diode	
	14.2.5 Selection of Input Capacitor	
	14.2.6 Selection of Output Capacitor	
	14.2.7 Selection of Boost Capacitor	
	14.2.8 Selection of VDD Capacitor	
	14.2.9 Selection of VCC Capacitor and Resistor	
	14.3 Layout	
	Ordering Information	
16.	Package Dimensions	45
17.	Major Changes	46



4. Typical Application

(MB39C502/C503)









5. Pin Configuration

(MB39C502/C503)







6. Pin Configuration

(MB39C502/C503)

Pin Number	Pin Name	I/O	Description
1	ILIM(*1)	- 1	Connect to VCC terminal.
2	ALERT_N	0	Open drain output terminal with over current alerting.
3	VDD	- 1	Power supply voltage input terminal of switching FET gate driver.
4	DRVL	0	Low side switching FET gate driver output terminal.
5	PGND	-	Power ground.
6	LX	-	Inductor and high side switching FET source connection terminal.
7	VIN	- 1	Power supply of switching regulator input terminal.
8	DRVH	0	High side switching FET gate driver output terminal.
9	BST	- 1	Boost capacitor connection terminal.
			Enable input of PWM controller.
10	EN	- 1	When turning on, apply greater than 0.65V and less than 5.5V. When turning off, apply less
			than 0.25V.
11	CSP	- 1	Current sensing positive input terminal.
12	CSN	Ι	Current sensing negative input terminal.
13	FB	- 1	Feedback voltage input of switching regulator.
14	SID N		Low power mode signal input terminal.
14	SLP_N	'	Transferred to low power mode by connecting to "L" level
15	PWRGD	0	Open drain output terminal with power good.
16	VCC	I	Power supply voltage input terminal of PWM controller.
EP	AGND	-	Analog ground.

^{*1:} ILIM terminal should be fixed to connect to VCC terminal.




Pin Number	Pin Name	I/O	Description
1	ILIM(*1)	I	Connect to VCC terminal whenever.
2	VOUT	- 1	DCDC output voltage input for switchover.
3	LDO5	0	5V LDO output terminal.
4	DRVL	0	Low side switching FET gate driver output terminal.
5	PGND	-	Power ground.
6	LX	-	Inductor and high side switching FET source connection terminal.
7	VIN	I	Power supply of switching regulator input terminal.
8	DRVH	0	High side switching FET gate driver output terminal.
9	BST	I	Boost capacitor connection terminal.
			Enable input of PWM controller.
10	EN	- 1	When turning on, apply greater than 2.5V and less than 25V. When turning off, apply less than
			0.6V.
11	CSP	- 1	Current sensing positive input terminal.
12	CSN	- 1	Current sensing negative input terminal.
13	VOUTS	- 1	DCDC output voltage input terminal.
14	SLP N	_	Low power mode signal input terminal.
14	SLF_N	'	Transferred to low power mode by connecting to "L" level
15	PWRGD	0	Open drain output terminal with power good.
16	VCC	I	Power supply voltage input terminal of PWM controller.
EP	AGND	-	Analog ground.

^{*1:} ILIM terminal should be fixed to connect to VCC terminal.




7. Block Diagram

(MB39C502/C503)









8. Absolute Maximum Rating

(MB39C502/C503/C504)

D	0	O and this are	Ra	ting	1114
Parameter	Symbol	Condition	Min	Max	Unit
	V_{VIN}	VIN input voltage	-0.3	+28	V
Power supply voltage	V _{VCC}	VCC input voltage	-0.3	+6.5	V
	V_{VDD}	VDD input voltage (MB39C502/C503)	-0.3	+6.5	V
	V _{VOUT}	VOUT input voltage (MB39C504)	-0.3	+6.5	V
	V _{BST}	BST bias voltage	-0.3	+34.5	V
	V_{LX}	LX switching voltage	-2	+28	V
	V_{FB}	FB input voltage (MB39C502/C503)	-0.3	V _{VCC} +0.3	V
	V _{VOUTS}	VOUTS input voltage	-0.3	+6.5	V
Tamain al valta da	V _{INPUT}	ILIM input voltage	-0.3	V _{VCC} +0.3	V
Terminal voltage	V _{CS}	CSP, CSN input voltage	-0.3	+6.5	V
	\/	EN input voltage (MB39C502/C503)	-0.3	+6.5	V
	V_{EN}	EN input voltage (MB39C504)	-0.3	+28	V
	V_{SLP}	SLP_N input voltage	-0.3	+6.5	V
	V _{NOD}	PWRGD, ALERT_N bias voltage	-0.3	+6.5	V
	V_{BST-LX}	BST–LX difference voltage	-0.3	+6.5	V
	V _{BST-VDD}	BST–VDD difference voltage (MB39C502/C503)	-	+28	V
Difference voltage	V _{BST-LDO5}	BST–VOUT, LDO5 difference voltage (MB39C504)	-	+28	V
	V_{GND}	AGND-PGND difference voltage	-0.3	+0.3	V
	V _{CSP-CSN}	CSP-CSN difference voltage	-0.3	+0.3	V
	I_{DRV}	DRVH, DRVL DC current	-60	+60	mA
Output current	I _{NOD}	PWRGD	-	+2	mA
Output current Power dissipation	I _{ALERT}	ALERT_N sink current (MB39C502/C503)	-	+2	mA
Power dissipation	P _D	Ta ≤ ±25°C	-	2100(*1)	mW
Storage temperature	T _{STG}	-	- 55	+125	°C

^{*1:} When the IC is mounted on 10cm × 10cm four-layer square epoxy board. IC is mounted on a four-layer epoxy board, which terminal bias, and the IC's thermal pad is connected to the epoxy board.

WARNING

 Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.




9. Recommended Operating Conditions

(MB39C502/C503/C504)

Parameter	Symbol	Condition		Value		Unit
Parameter	Symbol	Condition	Min	Тур	Max	Offic
	V_{VIN}	VIN input voltage (MB39C502/C503)	4.0	-	25	V
	V_{VIN}	VIN input voltage (MB39C504)	5.4	-	25	V
Dower ounnly voltege	V _{VCC}	VCC input voltage	4.5	-	5.5	V
Power supply voltage	V_{VDD}	VDD input voltage (MB39C502)	4.5(*1)	-	5.5	V
	V_{VDD}	VDD input voltage (MB39C503)	4.5	-	5.5	V
	V_{LDO5}	VOUT input voltage (MB39C504)	4.5	-	5.5	V
	V _{BST}	BST bias voltage	0	-	30.5	V
	V_{LX}	LX switching voltage	-1	-	25	V
	V _{INPUT}	FB, ILIM input voltage (MB39C502/C503)	0	-	V _{vcc}	V
	V _{INPUT}	ILIM input voltage (MB39C504)	0	-	V _{vcc}	V
	V _{CS}	CSP, CSN input voltage (MB39C502)	0	-	2.0	V
	V _{CS}	CSP, CSN input voltage (MB39C503)	0	-	3.5	V
Terminal voltage	V _{CS}	CSP, CSN, VOUTS input voltage (MB39C504)	0	-	5.5	V
	V _{EN}	EN, SLP_N input voltage (MB39C502/C503)	0	-	5.5	V
	V_{EN}	EN input voltage (MB39C504)	0	-	25	V
	V_{SLP}	SLP_N input voltage (MB39C504)	0	-	5.5	V
	V _{NOD}	PWRGD, ALERT_N bias voltage (MB39C502/C503)	0	-	5.5	V
	V _{NOD}	PWRGD bias voltage (MB39C504)	0	-	5.5	V
	V_{BST-LX}	BST–LX difference voltage	0	-	5.5	V
	V _{BST-VDD}	BST-VDD difference voltage (MB39C502/C503)	-	-	25	V
Difference voltage	V _{BST-LDO5}	BST-VOUT, LDO5 difference voltage (MB39C504)	-	-	25	V
	V_{GND}	AGND-PGND difference voltage	-0.05	-	0.05	V
	V _{CSP-CSN}	CSP-CSN difference voltage	0	-	35	mV
Output ourropt	I _{DRV}	DRVH, DRVL DC current	-4 5	-	45	mA
Output current	I _{NOD}	PWRGD, ALERT_N sink current	-	-	1	mA
3ST capacitor	C _{BST}	Connect BST to LX capacitor	-	0.47	-	μF
/CC capacitor	C _{VCC}	Connect VCC to AGND capacitor	-	1.0	-	μF
/DD capacitor	C _{VDD}	Connect VDD to PGND capacitor (MB39C502/C503)	-	4.7	-	μF
_DO5 capacitor	C _{LDO5}	Connect LDO5 to PGND capacitor(MB39C504)	-	4.7	-	μF
Operating ambient emperature	T _A	Ambient temperature	-30	-	85	°C

^{*1:} This VDD minimum input voltage indicates dynamic input range below 1ms. Refer to figure (next page) about the static VDD minimum input voltage.





WARNING

- The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
- Always use semiconductor devices within their recommended operating condition ranges.
- Operation outside these ranges may adversely affect reliability and could result in device failure.
- No warranty is made with respect to use, conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



10. Electrical Characteristics

(MB39C502)

VIN = 7.4V, VDD, BST and EN connect to 5V power supply, PGND, LX = 0V. $T_A = -30^{\circ}C$ to +85°C, unless otherwise noted.

Parameter	Symbol	Condition		Value		l lmis
Parameter	Symbol	Condition	Min	Тур	Max	Unit
		REFERENCE VOLTAGE				
Internal reference voltage	V_REF	This voltage is compared to feedback voltage. Ta = 25°C	0.693	0.700	0.707	V
-		Ta = -10°C to 85°C	0.686	-	0.714	V
FB input current	I _{FB}	VFB = 1.0V	-0.1	-	0.1	μA
	· ·	ENABLE, SLP_N				
E 11 PC	V _{EN}	Enable voltage range	0.65	-	5.5	V
Enable condition	V _{DSB}	Disable voltage range	0	-	0.25	V
EN input current	I _{EN}	V _{EN} = 5.0V	-	0	0.1	μΑ
CLD N anable condition	V_{SLPDSB}	LPM disable voltage range	0.65	-	5.5	V
SLP_N enable condition	V _{SLPEN}	LPM enable voltage range	0	-	0.35	V
SLP_N input current	I _{SLP_N}	V _{SLP_N} = 5.0V	-	0	0.1	μΑ
		SUPPLY CURRENT				
	I _{VDDPWM}	VDD, VCC input current at PWM operating. T _A = 25°C	-	380	760	μА
VDD supply current	I _{VDDPFM}	VDD, VCC input current at idle state in PFM operation. Static 0A inductor current. $T_A = 25^{\circ}C$	-	180	360	μА
	I _{VDDLPM}	VDD, VCC input current at idle state in LPM operation. Static 0A inductor current. $T_A = 25^{\circ}C$	-	30	60	μA
VDD shutdown current	I _{VDDSDN}	VDD, VCC input current at V _{EN} = 0V	-	0.1	1.0	μΑ
VIN supply current	I _{VIN}	V _{VIN} = 25V	-	10	15	μA
VIN shutdown current	I _{VINSDN}	VIN input current at V _{EN} = 0V	-	0.1	1.0	μΑ
		UNDER VOLTAGE LOCKOUT				
VCC UVLO threshold	V _{UVLO}	UVLO release voltage	3.99	4.14	4.29	V
VCC UVLO (niesnoid	V _{HYS}	Hysteresis	0.005	0.070	0.200	V
		SOFT START, DISCHARGE				
Period of power on reset	t _{POR}	From enable ON to the switching initiating.	200	-	1000	μs
Ramp up time	t _{ss}	From the switching initiating after enable ON to the output voltage reaches 95%.	598	665	732	μs
Discharge resistance	R _{DISCHG}	VOUT = 0.2V, discharge enable.	50	100	200	Ω
Discharge ends voltage	V _{DISCHG}	V _{CSN} voltage.	0.07	0.10	0.13	V



(MB39C502)

Doromotor	Symbol	Condition		Value		l lmit
Parameter	Symbol	Condition	Min	Тур	Max	Unit
		ON TIMER				
On time	t _{ON}	V _{VIN} = 7.4V, V _{CSN} = 1.2V	193	210	227	ns
Minimum on time	t _{MINON}	V _{VIN} = 7.4V, V _{CSN} = 0.2V	80	120	-	ns
Minimum off time	t _{MINOFF}		-	200	400	ns
		CURRENTLIMITATION	•	•	•	
Current limitation threshold	1/	CSP-CSN difference voltage at ILIM	40.0	04.0	00.0	\/
Current limitation threshold	V_{ILIMIT}	connects to VCC.	19.0	24.0	29.0	mV
ILIM input current	I _{ILIM}	V _{ILIM} = 5.0V	-	0	0.1	μA
CSP, CSN input current	I _{cs}	V _{CS} = 1.2V	-5.0	-2.0	-	μA
1		OVER AND UNDER VOLTAGE PROTECT	ΓΙΟΝ	11		
	D.T.	For target output voltage. At output	440		40-	0,
Over voltage threshold ratio	RT_{OV}	voltage increasing.	110	115	125	%
Propagation delay of OV	t _{ov}	-	4	10	25	μs
	D.T.	For target output voltage. At output				0,
Under voltage threshold ratio	RT_{UV}	voltage decreasing.	65	70	75	%
Propagation delay of UV	t _{UV}	-	40	100	200	μs
<u> </u>		POWER GOOD MONITOR	· I	I	l.	I.
5	DT	For target output voltage. At output		00	00	0,
Power good threshold ratio	RT_PG	voltage increasing.	86	92	98	%
Hysteresis Ratio	RT _{HYS}	-	3	5	7	%
	t _{PG}	Power good	20	50	200	μs
Propagation delay	t _{PB}	Power bad	4	10	25	μs
PWRGD leak current	I _{LKPG}	$V_{PWRGD} = 5.5V$	-	0	1	μA
PWRGD output voltage "L"	.,				2.42	.,
level	V_{OLPG}	I _{PWRGD} = 1mA sink	-	0.05	0.10	V
		THERMAL SHUT DOWN	· I	11		
	T _{TSDH}	Shut down temperature.	-	150(*1)	_	°C
Shut down temperature	_	Exited temperature from thermal shut				
	T_{TSDL}	down state.	-	125(*1)	-	°C
<u> </u>		OVER CURRENT ALERTING	· L	I	I	I.
Over current alerting	DT	For target current limitation. At output				٥,
threshold ratio	RT_ALT	current increasing.	78	85	92	%
D	t _{ALTON}	On alerting assertion	20	50	200	μs
Propagation delay	t _{ALTOFF}	On alerting de-assertion	3	10	25	μs
ALERT_N leak current	I _{LKALT}	V _{ALERT_N} = 5.5V	-	0	1	μA
ALERT_N output voltage "L"				0.0-	0.10	.,
level	V_{OLALT}	I _{ALERT_N} = 1mA sink	-	0.05	0.10	V

^{*1:} No production tested, ensure by design.



(MB39C502)

Parameter	Compleal	Condition		Value		l lmit
	Symbol	Condition	Min	Тур	Max	Unit
		DRIVER				
Lligh aide en registance	R _{HOH}	At 100mA current sourcing	-	3(*1)	-	Ω
High side on resistance	R _{HOL}	At 100mA current sinking	-	1(*1)	-	Ω
Lauraida an mariatanaa	R _{LOH}	At 100mA current sourcing	-	4(*1)	-	Ω
Low side on resistance	R _{LOL}	At 100mA current sinking	-	0.75(*1)	-	Ω
High side source current	I _{SRCH}	V _{DRVH} = 2.5V	-	0.7(*1)	-	Α
High side sink current	I _{SINKH}	V _{DRVH} = 2.5V	-	1.1(*1)	-	Α
Low side source current	I _{SRCL}	V _{DRVL} = 2.5V	-	0.5(*1)	-	Α
Low side sink current	I _{SINKL}	V _{DRVL} = 2.5V	-	1.7(*1)	-	Α
Dead time	t _{DEAD}	From DRVH turn off to DRVL turn on. And reverse it.	10	20	-	ns
		BOOST SWITCH	•			•
Boost switch on resistance	R _{BST}	I _{BST} = 10mA	-	30	50	Ω
BST leak current	I _{LKBST}	V _{BST} = 30V	-	0.1	1.0	μΑ

^{*1:} No production tested, ensure by design.



(MB39C503)

Danamatan	Complete al	Condition		Unit		
Parameter	Symbol	Condition	Min	Тур	Max	Unit
		REFERENCE VOLTAGE				
		This voltage is compared to feedback	0.00	1.00	1.01	V
Internal reference voltage	V_{REF}	voltage. Ta = 25°C	0.99	1.00	1.01	v
		Ta = -10°C to 85°C	0.98	-	1.02	V
FB input current	I _{FB}	VFB = 1.0V	-0.1	-	0.1	μA
		ENABLE, SLP_N				•
Fuelde en ditien	V _{EN}	Enable voltage range	0.65	-	5.5	V
Enable condition	V_{DSB}	Disable voltage range	0	-	0.25	V
EN input current	I _{EN}	V _{EN} = 5.0V	-	0	0.1	μA
OLD North and Star	V _{SLPDSB}	LPM disable voltage range	0.65	-	5.5	V
SLP_N enable condition	V _{SLPEN}	LPM enable voltage range	0	-	0.35	V
SLP_N input current	I _{SLP_N}	V _{SLP_N} = 5.0V	-	0	0.1	μA
		SUPPLY CURRENT				•
	I _{VDDPWM}	VDD, VCC input current at PWM		200	760	
		operating. T _A = 25°C	-	380	700	μA
	I _{VDDPFM}	VDD, VCC input current at idle state in				
VDD augusty augrant		PFM operation. Static 0A inductor	-	180	360	μΑ
VDD supply current		current. T _A = 25°C				
	I _{VDDLPM}	VDD, VCC input current at idle state in	-		60	μA
		LPM operation. Static 0A inductor		30		
		current. T _A = 25°C				
VDD shutdown current	I _{VDDSDN}	VDD, VCC input current at V _{EN} = 0V	-	0.1	1.0	μA
VIN supply current	I _{VIN}	V _{VIN} = 25V	-	10	15	μA
VIN shutdown current	I _{VINSDN}	VIN input current at V _{EN} = 0V	-	0.1	1.0	μA
		UNDER VOLTAGE LOCKOUT				
\(CC \\ C threehold	V _{UVLO}	UVLO release voltage	3.99	4.14	4.29	V
VCC UVLO threshold	V _{HYS}	Hysteresis	0.005	0.070	0.200	V
		SOFT START, DISCHARGE				•
Deried of newer are reset		From enable ON to the switching	200		1000	
Period of power on reset	t _{POR}	initiating.	200	-	1000	μs
Dames us times		From the switching initiating after enable	500	005	700	
Ramp up time	t _{SS}	ON to the output voltage reaches 95%.	598	665	732	μs
Discharge resistance	R _{DISCHG}	VOUT = 0.2V, discharge enable.	50	100	200	Ω
Discharge ends voltage	V _{DISCHG}	V _{CSN} voltage.	0.07	0.10	0.13	V



(MB39C503)

Parameter	Symbol	Condition		Value		Unit
raiaiiletei	Symbol	Condition	Min	Тур	Max	Onit
		ON TIMER				
On time	ton	V _{VIN} = 7.4V, V _{CSN} = 3.3V	529	575	621	ns
Minimum on time	t _{MINON}	$V_{VIN} = 7.4V, V_{CSN} = 0.2V$	100	200		ns
Minimum off time	t _{MINOFF}	-		90	180	ns
		CURRENTLIMITATION	•			•
Current limitation threshold	M	CSP–CSN difference voltage at ILIM	24.0	20.0	24.0	\/
Current limitation threshold	V_{ILIMIT}	connects to VCC.	21.0	26.0	31.0	mV
ILIM input current	I _{ILIM}	V _{ILIM} = 5.0V	-	0	0.1	μA
CSP input current	I _{CSP}	V _{CSP} = 3.3V	-	2.0	5.0	μA
CSN input current	I _{CSN}	V _{CSP} = 3.3V	-	8.0	20.0	μΑ
·		OVER AND UNDER VOLTAGE PROTECT	ION	1		•
		For target output voltage. At output		4	16-	
Over voltage threshold ratio	RT_{OV}	voltage increasing.	110	115	125	%
Propagation delay of OV	tov	-	4	10	25	μs
		For target output voltage. At output				
Under voltage threshold ratio	RT_{UV}	voltage decreasing.	65	70	75	%
Propagation delay of UV	t _{UV}	-	40	100	200	μs
	-	POWER GOOD MONITOR	1	1		
	RT_PG	For target output voltage. At output				
Power good threshold ratio		voltage increasing.	86	92	98	%
Hysteresis Ratio	RT _{HYS}	-	3	5	7	%
-	t _{PG}	Power good	20	50	200	μs
Propagation delay	t _{PB}	Power bad	4	10	25	μs
PWRGD leak current	I _{LKPG}	V _{PWRGD} = 5.5V	_	0	1	μA
PWRGD output voltage "L"				-		
level	V_{OLPG}	I _{PWRGD} = 1mA sink	-	0.05	0.10	V
		THERMAL SHUT DOWN	_1	1		1
	T _{TSDH}	Shut down temperature.	_	150(*1)	-	°C
Shut down temperature	.00	Exited temperature from thermal shut				
•	T_{TSDL}	down state.	-	125(*1)	-	°C
		OVER CURRENT ALERTING	1			I
Over current alerting		For target current limitation. At output				
threshold ratio	RT_ALT	current increasing.	78	85	92	%
	t _{ALTON}	On alerting assertion	20	50	200	μs
Propagation delay	t _{ALTOFF}	On alerting de-assertion	3	10	25	μs
ALERT_N leak current	I _{LKALT}	V _{ALERT_N} = 5.5V	-	0	1	μA
ALERT_N output voltage "L"	LIVALI				•	
level	V_{OLALT}	I _{ALERT_N} = 1mA sink	-	0.05	0.10	V

^{*1:} No production tested, ensure by design.



(MB39C503)

Parameter	0	0 1141		Value		1114
	Symbol	Condition	Min	Тур	Max	Unit
		DRIVER				
Lligh side on registance	R _{HOH}	At 100mA current sourcing	-	3(*1)	-	Ω
High side on resistance	R _{HOL}	At 100mA current sinking	-	1(*1)	-	Ω
Low side on resistance	R _{LOH}	At 100mA current sourcing	-	4(*1)	-	Ω
Low side on resistance	R _{LOL}	At 100mA current sinking	-	0.75(*1)	-	Ω
High side source current	I _{SRCH}	V _{DRVH} = 2.5V	-	0.7(*1)	-	Α
High side sink current	I _{SINKH}	V _{DRVH} = 2.5V	-	1.1(*1)	-	Α
Low side source current	I _{SRCL}	V _{DRVL} = 2.5V	-	0.5(*1)	-	Α
Low side sink current	I _{SINKL}	V _{DRVL} = 2.5V	-	1.7(*1)	-	Α
Dead time	t _{DEAD}	From DRVH turn off to DRVL turn on. And reverse it.	10	20	-	ns
		BOOST SWITCH	·			
Boost switch on resistance	R _{BST}	I _{BST} = 10mA	-	30	50	Ω
BST leak current	I _{LKBST}	V _{BST} = 30V	-	0.1	1.0	μΑ

^{*1:} No production tested, ensure by design.



Barrara atau		0 1111		Value		
Parameter	Symbol	Condition	Min	Тур	Max	Unit
	•	REFERENCE VOLTAGE		•		•
		This voltage is compared to feedback	4.95	5.00	5.05	V
Internal reference voltage	V_{REF}	voltage. Ta = 25°C	4.95	3.00	5.05	v
		Ta = -10°C to 85°C	4.90	-	5.10	V
VOUTS input current	I _{VOUTS}	V _{VOUTS} = 5.0V	2.5	5.0	12.5	μA
		ENABLE, SLP_N				
Enable condition	V_{EN}	Enable voltage range	2.5	-	25	V
Enable condition	V_{DSB}	Disable voltage range	0	-	0.6	V
EN input current	I _{EN}	V _{EN} = 5.0V	-	0.5	1.2	μA
CLD. N. smahla sandition	V _{SLPDSB}	LPM disable voltage range	0.65	-	5.5	V
SLP_N enable condition	V _{SLPEN}	LPM enable voltage range	0	-	0.35	V
SLP_N input current	I _{SLP_N}	V _{SLP_N} = 5.0V	-	0	0.1	μΑ
		SUPPLY CURRENT				
	I _{VOUTPWM}	VOUT, VCC input current at PWM		400	800	
		operating. T _A = 25°C	-	400	800	μA
		VOUT, VCC input current at idle state in				μА
VOUT supply current	I _{VOUTPFM}	PFM operation. Static 0A inductor	-	200	400	
VOOT supply current		current. T _A = 25°C				
	I _{VOUTLPM}	VOUT, VCC input current at idle state in	-		100	μA
		LPM operation. Static 0A inductor		50		
		current. T _A = 25°C				
VOUT shutdown current	I _{VOUTSDN}	VOUT, VCC input current at V _{EN} = 0V	-	0.1	1.0	μA
VIN supply current	I _{VIN}	V _{VIN} = 25V	-	20	30	μA
VIN shutdown current	I _{VINSDN}	VIN input current at V _{EN} = 0V	-	0.1	1.0	μA
		UNDER VOLTAGE LOCKOUT				
VCC IIVI O threehold	V _{UVLO}	UVLO release voltage	3.99	4.14	4.29	V
VCC UVLO threshold	V _{HYS}	Hysteresis	0.005	0.070	0.200	V
		SOFT START, DISCHARGE				
Period of power on reset	t	From enable ON to the switching	300	_	1400	110
i enou oi powei oii ieset	t _{POR}	initiating.	300		1400	μs
Pamp up time	+	From the switching initiating after enable	598	665	732	110
Ramp up time	t _{ss}	ON to the output voltage reaches 95%.	<u> </u>	000	132	μs
Discharge resistance	R _{DISCHG}	VOUT = 0.2V, discharge enable.	50	100	200	Ω
Discharge ends voltage	V _{DISCHG}	V _{CSN} voltage.	0.07	0.10	0.13	V



Damanatan	0	0 1111	Value				
Parameter	Symbol	Condition	Min	Тур	Max	Unit	
		ON TIMER	'		•	•	
On time	ton	V _{VIN} = 7.4V, V _{VOUT} = 5.0V	802	872	942	ns	
Minimum on time	t _{MINON}	V _{VIN} = 7.4V, V _{VOUT} = 0.2V	100	200	-	ns	
Minimum off time	t _{MINOFF}	-	-	120	240	ns	
		CURRENTLIMITATION			l.	•	
Current limitation threshold	V _{ILIMIT}	CSP-CSN difference voltage at ILIM	04.0	26.0	31.0	mV	
		connects to VCC.	21.0				
ILIM input current	I _{ILIM}	V _{ILIM} = 5.0V	-	0	0.1	μA	
CSP input current	I _{CSP}	V _{CSP} = 5.0V	-	2.0	5.0	μΑ	
CSN input current	I _{CSN}	V _{CSN} = 5.0V	-	8.0	20.0	μA	
		OVER AND UNDER VOLTAGE PROTECT	ΓΙΟΝ		•	•	
Over voltage threshold ratio	RTov	For target output voltage. At output	440	115	125	%	
		voltage increasing.	110				
Propagation delay of OV	tov	-	4	10	25	μs	
Under voltage threshold ratio	RT _{uv}	For target output voltage. At output	0.5	70	75	0/	
		voltage decreasing.	65			%	
Propagation delay of UV	t _{UV}	-	40	100	200	μs	
		POWER GOOD MONITOR					
Power good threshold ratio	RT _{PG}	For target output voltage. At output	86	92	98	%	
		voltage increasing.	86				
Hysteresis Ratio	RT _{HYS}	-	3	5	7	%	
Propagation delay	$t_{\sf PG}$	Power good	20	50	200	μs	
	t _{PB}	Power bad	4	10	25	μs	
PWRGD leak current	I_{LKPG}	V _{PWRGD} = 5.5V	-	0	1	μΑ	
PWRGD output voltage "L"	V	I _{PWRGD} = 1mA sink		0.05	0.10	V	
level	V_{OLPG}	IPWRGD - IIIIA SIIIK					
		THERMAL SHUT DOWN					
Shut down temperature	T_{TSDH}	Shut down temperature.	-	150(*1)	-	°C	
	T _{TSDL}	Exited temperature from thermal shut		125(*1)	-	°C	
		down state.	_				

^{*1:} No production tested, ensure by design.



Parameter	Ob. a.l.		Value			
	Symbol	Condition	Min	Тур	Max	Unit
		5V LDO		•		
Output voltage	V_{LDO5}	No switchover. VOUT input voltage < 4.4V	4.75	5.00	5.25	V
Output current	I _{LDO5}	No switchover. V _{VIN} = 5.4V	25	-	-	mA
Output short current	I_{LDO5S} No switchover. $V_{LDO5} = 0V$		-	80	125	mA
Switchover voltage	V _{SWOVR}	V _{SWOVR} VOUT voltage rising.		4.50	4.60	V
	V _{HYS}	Hysteresis voltage.	0.08	0.10	0.12	V
Startup time	t _{SLDO5}	LDO5 voltage reaches to 4.2V. C _{LDO5} , C _{VCC} = 1.0µF	100	150	400	μs
		DRIVER		•		
High side on resistance	R _{HOH}	At 100mA current sourcing	-	3(*1)	-	Ω
	R _{HOL}	At 100mA current sinking	-	1(*1)	-	Ω
Low side on resistance	R _{LOH}	At 100mA current sourcing	-	4(*1)	-	Ω
	R _{LOL}	At 100mA current sinking	-	0.75(*1)	-	Ω
High side source current	I _{SRCH}	V _{DRVH} = 2.5V	-	0.7(*1)	-	Α
High side sink current	I _{SINKH}	V _{DRVH} = 2.5V	-	1.1(*1)	-	Α
Low side source current	I _{SRCL}	V _{DRVL} = 2.5V	-	0.5(*1)	-	Α
Low side sink current	I _{SINKL}	V _{DRVL} = 2.5V	-	1.7(*1)	-	Α
Dead time	t _{DEAD}	From DRVH turn off to DRVL turn on. And reverse it.	10	20	-	ns
		BOOST SWITCH				
Boost switch on resistance	R _{BST}	I _{BST} = 10mA	-	30	50	Ω
BST leak current	I _{LKBST}	V _{BST} = 30V	-	0.1	1.0	μΑ

^{*1:} No production tested, ensure by design.



11. Protections and Power Good function

11.1 Description

(MB39C502/C503/C504)

This PWM Control IC has some protection functions UVLO, OVP, UVP, ILIM, and TSD for the assumed various power system failures. Details of these protections are written as follows.

Under Voltage Lockout (UVLO)

The under voltage lockout (UVLO) protects ICs from malfunction and protects the system from destruction/deterioration, according to the reasons mentioned below.

- Transitional state when the voltage inputs to VCC (5V power supply) terminal.
- Momentary decrease

To prevent such a malfunction, this function detects a voltage drop of the 5V power supply, and stops IC operations. When the voltage of 5V power supply exceeds the threshold voltage of the under voltage lockout protection circuit, the system is restored.

Over Voltage Protection (OVP)

This function stops the output voltage when the output voltage has increased, and protects devices connected to the output. When the over voltage is detected, the controller is fixed that the high side switching FET is turned off and the low side switching FET is turned on with 10µs propagation delay. When the enable is reentered, this fixed state is released and beginning soft start.

Under Voltage Protection (UVP)

This function stops the output voltage when the output voltage has lowered, and protects devices connected to the output. When the under voltage is detected, the controller is fixed that the high side switching FET is turned off and the low side switching FET is turned off with 100µs propagation delay. When the enable is reentered, this fixed state is released and beginning soft start.

Over Current Limitation (ILIM)

This function limits the output current when it has increased, and protects devices connected to the output. This function detects the inductor valley current with current sense resister RSENSE. The differential voltage of the CSP-CSN terminals is amplified to x20 by internal current sense amplifier, and compared to the limit voltage of 480mV fixed at internal preset condition. Until the amplified voltage fall the limit voltage, the high side switching FET is held in the off state. After the voltage has fallen below the limit voltage, the high side switching FET is placed into the ON state. This limits the lower bound of the inductor current and also restricts the over current. As a result, it becomes operation that the output voltage droops.

Thermal Shutdown (TSD)

This function prevents the PWM Control IC from a thermal destruction. If the junction temperature reaches +150°C, the high side and low side switching FET are turned off. Then the discharge operation is carried out to discharge the output capacitor (The discharge operation continues until the state of the thermal shutdown released). If the junction temperature drops to +125°C, the soft start is automatically reactivated.



Power Good (PWRGD)

Power good flag is hoisted at PWRGD terminal (Open Drain) to "Hi-Z" level with 50µs propagation delay, when the output voltage becomes larger than 92% of the output setting voltage. It is related by the OVP protection written above. When the output voltage becomes lower than power good threshold level, the PWRGD terminal is changed to "L" level with 10µs propagation delay.

State Table of Protection Function


(MB39C502/C503/C504)

Protection Function	High Side	Low Side	Output	Remarks		
Protection Function	FET FET state		state	Remarks		
Linder Voltage Leekeut (LIVI O)	OFF	OFF	OFF	After releasing UVLO, the System is an automatic		
Under Voltage Lockout (UVLO)	OFF	OFF		restoration with soft start.		
Over Veltage Protection (OVP)	OFF	ON	Latch	Latch stall.		
Over Voltage Protection (OVP)			OFF	It returns the System by enable reentry.		
Lie den Melte er Boete et en (LIMB)	OFF	OFF	Latch	Latch stall.		
Under Voltage Protection (UVP)	OFF	OFF	OFF	It returns the System by enable reentry.		
Over Current Limitation (ILIM)	Switching	Switching	-	The output voltage is drooped with current limitation.		
Thermal Shutdown (TSD)	OFF	OFF	OFF	After releasing TSD, the System is an automatic		
				restoration with soft start.		

11.2 Timing Chart


(MB39C502/C503/C504)








Over Voltage Protection (OVP)




Under Voltage Protection (UVP)






Over Current Limitation (ILIM)



Thermal Shutdown (TSD)






12. Enhanced LPM Description

(MB39C502/C503/C504)

This PWM controller has some features for high efficiency technology with "Ultra low quiescent current" and "Extended on time" on asserting SLP_L signal from the system.

Notes

- Perform transferring to Enhanced LPM in the static switching state after 2ms from EN turn on. The soft starting on the enabling Enhanced LPM does not allow this controller.
- In Enhanced LPM, maximum loading current is less than critical current of "Discontinuous Conductive Mode", in other words "pulse skip mode".



12.1 Ultra Low Quiescent Current


(MB39C502/C503/C504)

This controller has the feature of "Ultra low quiescent current" 30uA in enhanced LPM. So that the IC power loss is effectively improved efficiency in DCDC light load.

12.2 Extended On Time

(MB39C502/C503/C504)

This controller uses feed forward on-time architecture with the information of input and output voltage. And this controller is transferred "Extended on-time" keeping the input and output voltage information in enhanced LPM. BY the on time is extended, gate drive loss is reduced by decreasing the switching frequency.








12.3 Timing Chart of Enhanced LPM


(MB39C502/C503/C504)

This controller is transferred to enhanced LPM synchronized the zero crossing of inductor current, and transferred to normal operation with 100ns propagation delay avoid the switching period.












13. Over Current Alerting Description

(MB39C502/C503)

This controller has "Over Current Alerting" function. In near over current limitation range, the ALERT_N with Nch open drain terminal is change to "L" level. Over current alerting level is set 85% for over current limitation level.





14. Application Note

14.1 Setting Operating Conditions

14.1.1 Setting Output Voltage

The output voltage can be set by adjusting the setting output voltage resister ratio. Setting output voltage is calculated by the following formula.

(MB39C502)

$$V_{OUT} = \frac{R1 + R2}{R2} \times 0.7$$

(MB39C503/C504)

$$V_{OUT} = \frac{R1 + R2}{R2} \times 1.0$$

 V_{OUT} : output setting voltage (V) R1, R2 : Feedback resistor (Ω)

The total resistor value (R1+R2) of the setting output resistor should be selected up to $300k\Omega$.

When the output voltage setting value is higher than 1.2V, select resistance that the current of $300\mu A$ or more flows into feedback resistor.

14.1.2 Setting Over Current Limitation and Over Current Alerting

The over current limitation value can be set by adjusting the current sense resistor. Calculate the resister value by the following formula.

(MB39C502)

$$R_{SENSE} = 0.024 \times \left(I_{LIMIT} - \frac{\Delta I_L}{2} - \frac{V_{OUT} \times 300 \times 10^{-9}}{L}\right)^{-1}$$

(MB39C503/C504)

$$R_{SENSE} = 0.025 \times \left(I_{LIMIT} - \frac{\Delta I_L}{2} - \frac{V_{OUT} \times 300 \times 10^{-9}}{L}\right)^{-1}$$

 R_{SENSE} : Over current limitation value setting resister (Ω)

*I*_{LIMIT}: Over current limitation value (A)

 ΔI_L : Inductor ripple current peak to peak value (A)

 V_{OUT} : Output Voltage (V) L : Inductance (H)

The over current limitation value needs to set a sufficient margin against the maximum load current.

The over current alerting value is set with over current limitation value as following formula.



(MB39C503/C504)

$$I_{ALERT} = \left(\frac{0.024}{R_{SENSE}} - \frac{V_{OUT} \times 300 \times 10^{-9}}{2 \times L}\right) \times 0.85 + \frac{\Delta I_{L}}{2}$$

 R_{SENSE} : Over current limitation value setting resister (Ω)

: Over current Alerting value (A)

 ΔI_L : Inductor ripple current peak to peak value (A)

 V_{OUT} : Output Voltage (V) L : Inductance (H)



14.2 Selection Parts

14.2.1 Selection of Smoothing Inductor

(MB39C502/C503/C504)

As a rough guide, inductance of an inductor should keep the peak to peak value of inductor ripple current below 50% of the maximum output current. The inductance fulfilling the above condition can be found by the following formula.

$$L \geq \frac{V_{\mathit{IN}} - V_{\mathit{OUT}}}{L\mathit{OR} \times I_{\mathit{OUT}_\mathit{MAX}}} \times \frac{V_{\mathit{OUT}}}{V_{\mathit{IN}} \times f_{\mathit{SW}}}$$

L : Inductance (H)

I_{OUT_MAX}: Maximum load current

LOR : Inductor ripple current peak to peak value – Maximum output current ratio (less than

0.5)

 V_{IN} : Power supply voltage (V) V_{OUT} : Output Voltage (V) f_{SW} : Switching frequency (Hz)

The minimum output current (critical current) in the condition that inductor current does not flow in reverse can be found by the following formula.

$$I_{OC} = \frac{V_{OUT}}{2 \times L} \times \frac{V_{IN} - V_{OUT}}{V_{IN} \times f_{SW}}$$

I_{OC} : Critical current (A)
L : Inductance (H)

 V_{IN} : Power supply voltage (V) V_{OUT} : Output voltage (V) f_{SW} : Switching frequency (Hz)

The maximum value of the current flowing through the inductor needs to be found in order to determine whether the current flowing through the inductor is within the rated value. The maximum current flowing through the inductor can be found by the following formula.

$$I_{L_{MAX}} \ge I_{OUT_{MAX}} + \frac{\varDelta I_L}{2}$$

I_{L_MAX} : Maximum inductor current (A)
I_{OUT MAX} : Maximum load current (A)

 ΔI_L : Inductor ripple current peak to peak value (A)



14.2.2 Selection of Switching FET

(MB39C502/C503/C504)

In general, MOSFET should be used with a 30V absolute maximum rating. Obtain the maximum value of the current flowing through the switching FET in order to determine whether the current flowing through the switching FET is within the rated value. The maximum current flowing through the switching FET can be found by the following formula.

$$I_{D_{MAX}} \geq I_{OUT_{MAX}} + \frac{\varDelta I_L}{2}$$

 I_{D_MAX} : Maximum switching FET drain current (A)

IOUT MAX : Maximum load current (A)

 ΔI_L : Inductor ripple current peak to peak value (A)

In addition, find the loss of the switching FET in order to determine whether the allowable loss of the switching is within the rated value. The allowable loss of the high side FET can be found by the following formula.

$$P_{FET_HS} = P_{RON_HS} + R_{SW_HS}$$

 P_{FET_HS} : Overall Loss of high side FET (W) P_{RON_HS} : Conduction loss of high side FET (W) $P_{SW\ HS}$: Switching loss of high side FET (W)

The conduction loss of high side is followed as.

$$P_{RON_HS} = I_{OUT_MAX}^{}^{}^{}^{} \times \frac{V_{OUT}}{V_{IN}} \times R_{ON_HS}^{}^{}$$

PRON HS : Conduction loss of high side FET (W)

 I_{OUT_MAX} : Maximum load current (A) V_{IN} : Power supply voltage (V)

 V_{OUT} : Output voltage (V)

 R_{ON_HS} : On resistance of high side FET (Ω)

The switching loss of high side is followed as.

$$P_{SW-HS} = 1.56 \times V_{IN} \times f_{SW} \times I_{OUT-MAX} \times Q_{SW}$$

 P_{SW_HS} : Switching loss of high side FET (W)

 V_{IN} : Power supply voltage (V) f_{SW} : Switching frequency (Hz) I_{OUT_MAX} : Maximum load current (A)

Q_{SW} : Amount of high side FET gate switch electric charge (C)



MOSFET has a tendency where the gate drive loss increases because lower voltage product has the bigger amount of gate electric charge (Q_G). Normally, we recommend a 4V drive product, however, the idle period at light load (both the high side FET and the low side FET is off period) get longer and the gate drive voltage of the high side FET may decrease, in the automatic PFM/PWM transition. The voltage drops most at no load mode. At the time, confirm that the boost voltage (voltage between BST-LX pins) is a big enough value for the gate threshold value voltage of the high side FET.

If it is not enough, consider adding the boost diode, increasing the capacitor value of the capacitor or using a 2.5V (or 1.8V) drive product to the high side FET.

The allowable loss of the low side FET can be found by the following formula.

$$P_{FET_LS} = P_{RON_LS} = I_{OUT_MAX}^{}^{}^{} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ON_LS}^{}^{}$$

 P_{FET_LS} : Overall loss of low side FET (W) P_{RON_LS} : Conduction loss of low side FET (W)

I_{OUT_MAX}: Maximum output current (A)

 V_{IN} : Switching power supply voltage (V)

 V_{OUT} : Output voltage (V)

 R_{ON_LS} : On resistance of low side FET (Ω)

In switching of low side FET, the transiting voltage between drain to source is generally small. The switching FET loss is omitted in this document as it is negligible.



14.2.3 Selection of Fly Back Diode

(MB39C502/C503/C504)

This device is improved by adding the fly back diode when the conversion efficiency improvement or the suppression of the low side FET fever is desired, although those are unnecessary to execute normally. The effect is achieved in the condition where the switching frequency is high or output voltage is lower. Select period for the electric current flow into fly back diode is limited to dead time period because the synchronous rectification system is adopted (as for the dead time, see "Electrical Characteristics"). Each rating for the fly back diode can be calculated by the following formula.

$$I_D \ge I_{OUT_MAX} \times f_{SW} \times (t_{D1} + t_{D2})$$

 I_D : Forward current rating of SBD (A)

 I_{OUT_MAX} : Maximum load current (A) f_{SW} : Switching frequency (Hz)

 t_{D1}, t_{D2} : Dead times (s)

$$I_{FSM} \ge I_{OUT_MAX} + \frac{\Delta I_L}{2}$$

I_{FSM}: Rated value of fly back diode (V)I_{OUT_MAX}: Maximum output current (A)

 ΔI_L : Inductor ripple current peak to peak value (A)

$$V_{R_-FLY} > V_{IN}$$

 V_{R_FLY} : DC reversing voltage of fly back diode (V) V_{IN} : Switching power supply voltage (V)

14.2.4 Selection of Boost Diode

(MB39C502)

Select a schottky barrier diode (SBD) that has a small forward voltage drop. The current to drive the gate of High-side FET flows to the SBD of the boost circuit. The average current can be found by the following formula. Select a boost diode that keep the average current below the current rating.

$$I_D \ge Q_{G HS} \times f_{SW}$$

 I_D : Forward current (A)

Q_{G_HS}: Total gate electric charge of high-side FET (C)

f_{SW} : Switching Frequency (Hz)

The rating of the boost diode can be found by the following formula.

$$V_{R BOOST} > V_{IN}$$

 V_{R_BOOST} : Boost Diode DC reverse voltage (V) V_{IN} : Switching power supply voltage (V)



14.2.5 Selection of Input Capacitor

(MB39C502/C503/C504)

Select the input capacitor whose ESR is as small as possible. The ceramic capacitor is an ideal. Use the tantalum capacitor and the polymer capacitor of low ESR when a mass capacitor is needed as the ceramic capacitor cannot support.

The ripple voltage is generated in the power supply voltage by the switching operation. Calculate the lower bound of input capacitor according to an allowable ripple voltage. Calculate the ripple voltage of the power supply from the following formula.

$$\varDelta V_{\mathit{IN}} = \frac{I_{\mathit{OUT_MAX}}}{C_{\mathit{IN}}} \times \frac{V_{\mathit{OUT}}}{V_{\mathit{IN}} \times f_{\mathit{SW}}} + \mathit{ESR} \times \left(I_{\mathit{OUT_MAX}} + \frac{\varDelta I_{\mathit{L}}}{2}\right)$$

 ΔV_{IN} : Power supply ripple voltage peak to peak value (V)

 I_{OUT_MAX} : Maximum load current (A) C_{IN} : Input capacitance (F) V_{IN} : Power supply voltage (V) V_{OUT} : Output voltage (V) f_{SW} : Switching frequency (Hz)

ESR : Series resistance component of input capacitor (Ω) $ΔI_L$: Ripple current peak to peak value of inductor (A)

Capacitor has frequency characteristics, the temperature characteristics, and the voltage characteristics, etc. The effective capacitance might become extremely small depending on the use conditions. Note the effective capacitance in the use conditions.

Calculate ratings of the input capacitor by following formula.

 $V_{\mathit{CIN}} > V_{\mathit{IN}}$

 V_{CIN} : Withstand voltage of the input capacitor (V)

 V_{IN} : Power supply voltage (V)

$$Irms \geq I_{OUT_MAX} \times \frac{\sqrt{V_{OUT} \times \left(V_{IN} - V_{OUT}\right)}}{V_{IN}}$$

Irms : Allowable ripple current of input capacitor (effective value) (A)

 I_{OUT_MAX} : Maximum load current (A) V_{IN} : Power supply voltage (V) V_{OUT} : Output voltage (V)



14.2.6 Selection of Output Capacitor

Since a high ESR causes the output ripple voltage to increase, a low ESR capacitor is needs to be used in order to reduce the output ripple voltage. Generally, the ceramic capacitor is used as the output capacitor. With the switching ripple voltage taken consideration, the minimum capacitance required can be found by the following formula.

(MB39C502/C503/C504)

$$C_{OUT} \ge \frac{1}{2\pi \times f_{SW} \times \left(\Delta V_{OUT} / \Delta I_L - ESR\right)}$$

: Output capacitance (F)

ESR : Series resistance element of output capacitor (Ω)

 ΔV_{OUT} : Output ripple voltage (V)

 ΔI_L : Inductor ripple current peak to peak value (A)

Also, it is necessary to unite a pole by the output capacitor and the output load with a zero by the internal compensation circuit, and to limit the crossover frequency. The minimum capacitance required can be found by the following formula.

(MB39C502)

$$C_{OUT} \ge 42.5 \times 10^{-6} \times \frac{I_{OUT_MAX}}{V_{OUT}}$$

(MB39C503)

$$C_{\text{OUT}} \geq 49.0 \times 10^{-6} \times \frac{I_{\text{OUT_MAX}}}{V_{\text{OUT}}}$$

(MB39C504)

$$C_{OUT} \ge 21.7 \times 10^{-6} \times I_{OUT\ MAX}$$

(MB39C502)

$$C_{\text{OUT}} \ge 0.59 \times 10^{-6} \times \frac{1}{R_{\text{SENSE}} \times V_{\text{OUT}}}$$

(MB39C503)

$$C_{\text{OUT}} \ge 0.67 \times 10^{-6} \times \frac{1}{R_{\text{SENSE}} \times V_{\text{OUT}}}$$

(MB39C504)

$$C_{\text{OUT}} \geq 0.27 \times 10^{-6} \times \frac{1}{R_{\text{SENSE}}}$$

I_{OUT MAX} : Maximum output load current (A)

V_{OUT} : Output voltage (V)

 R_{SENSE} : Over current limitation value setting resister (Ω)



Moreover, the output capacitance is also derived from the allowable amount of overshoot and under shoot. Adjust the capacitance so that the overshoot/undershoot voltage should not exceed the target voltage range.

14.2.7 Selection of Boost Capacitor

To drive the gate of high side FET, the boost capacitor must have enough stored charge. $0.47\mu F$ is assumed to be standard; however, it is necessary to adjust it when the high side FET Q_G is big. Consider the capacitance calculated by the following formula as the lowest value for the boost capacitance and select a thing anymore.

(MB39C502/C503/C504)

$$C_{BST} \ge 10 \times Q_{G_HS}$$

 C_{BST} : Boost capacitance (F)

 Q_{G_HS} : Amount of high side FET gate charge (C)

Calculate ratings of the boost capacitor by the following formula.

(MB39C502/C503)

$$V_{CBST} > V_{VDD}$$

(MB39C504)

$$V_{CBST} > V_{LDO5}$$

 V_{CBST} : Withstand voltage of the boost capacitor (V)

 V_{VDD} : Input voltage of VDD terminal (V) V_{LDO5} : Input voltage of LDO5 terminal (V)



14.2.8 Selection of VDD Capacitor

 $4.7\mu F$ is assumed to be a standard, and when Q_G of switching FET used large, it is necessary to adjust it. To suppress the ripple voltage by the switching FET gate drive, consider the capacitance calculated by the following formula as the lowest value for VDD Capacitor and select a thing any more.

Calculate ratings of the VDD terminal capacitor by the following formula.

(MB39C502/C503)

$$C_{VDD} \ge 50 \times Q_G$$

(MB39C504)

 $C_{LDO5} \ge 50 \times Q_G$

 C_{VDD} : VDD pin capacitance (F) C_{LDO5} : LDO5 pin capacitance (F)

Q_G: Total amount of high and low side FETs gate charge (C)

Calculate ratings of the VDD terminal capacitor by the following formula.

(MB39C502/C503)

$$V_{CVDD} > V_{VDD}$$

(MB39C504)

 $V_{CLDO5} > V_{LDO5}$

 V_{CVDD} : Withstand voltage of the VDD terminal capacitor (V)

 V_{VDD} : Input voltage of VDD terminal (V)

 V_{CLDO5} : Withstand voltage of the LDO5 terminal capacitor (V)

 V_{LDO5} : Input voltage of LDO5 terminal (V)

14.2.9 Selection of VCC Capacitor and Resistor

(MB39C502/C503)

Connect 1.0 μ F between VCC to AGND terminal. Connect 10 Ω between VCC to VDD terminal.

(MB39C504)

Connect 1.0 μF between VCC to AGND terminal. Connect 10 Ω between VCC to LDO5 terminal.



14.3 Layout

(MB39C502/C503)

Consider the points listed below and do the layout design.


- Provide the ground plane as much as possible on the IC mounted face. Connect bypass capacitor connected with the VCC and VDD pins, and AGND pin of the switching system parts with switching system GND (PGND). Connect other GND connection pins with control system GND (AGND), and separate each GND, and try not to pass the heavy current path through the control system GND (AGND) as much as possible. In that case, connect control system GND (AGND) and switching system GND (PGND) at the single point of GND (PGND) directly below IC. Switching system parts are Input capacitor (C_{IN}), Switching FET, fly back diode (SBD), inductor (L) and Output capacitor (C_{OUT}).
- Connect the switching system parts as much as possible on the surface. Avoid the connection through the through hole as much as possible.
- As for AGND pins of the switching system parts, provide the through hole at the proximal place, and connect it with GND of internal layer.
- Pay the most attention to the loop composed of input capacitor (C_{IN}), switching FET, and fly back diode (SBD). Consider parts are disposed mutually to be near for making the current loop as small as possible.
- Place the bootstrap capacitor (C_{BST}) proximal to BST and LX pins of IC as much as possible.
- Connect the line to the LX pin proximal to the drain pin of low-side FET. Also large electric current flows momentary in this net. Wire the line of width of about 0.8 mm as standard, and as short as possible.
- Large electric current flows momentary in the net of DRVH and DRVL pins connected with the gate of switching FET. Wire the line width of about 0.8 mm to be a standard, as short as possible. Take special care about the line of the DRVL pin, and wire the line as short as possible.
- By-pass capacitor (C_{VCC}, C_{VDD}) connected with VCC, and VDD should be placed close to the pin as much as possible. Also connect the GND pin of the bypass capacitor with GND of internal layer in the proximal through-hole.
- Pull the feedback line to be connected to the FB pin of the IC separately from near the output capacitor pin, whenever possible. Consider the line connected with FB pins to keep away from a switching system parts as much as possible because it is sensitive to the noise.
 - Also, place the output voltage setting resistor connected to this line near IC, and try to shorten the line to the FB pin. In addition, for the internal layer right under the component mounting place, provide the control system GND (AGND) of few ripple and few spike noises, or provide the ground plane of the power supply as much as possible.

Consider that the discharge current momentary flows into the CSN pin (about 10mA at 1.0V output voltage) when the DC/DC operation stops, and then sustain the width for the feedback line.

There is leaked magnetic flux around the inductor or backside of place equipped with inductor. Line and parts sensitive to noise should be considered to be placed away from the inductor (or backside of place equipped with inductor).




GND routing example



Connect the PGND to the AGND at single point directly under the IC

Layout example of switching components





(MB39C504)

Consider the points listed below and do the layout design.


- Provide the ground plane as much as possible on the IC mounted face. Connect bypass capacitor connected with the VCC and LDO5 pins, and AGND pin of the switching system parts with switching system GND (PGND). Connect other GND connection pins with control system GND (AGND), and separate each GND, and try not to pass the heavy current path through the control system GND (AGND) as much as possible. In that case, connect control system GND (AGND) and switching system GND (PGND) at the single point of GND (PGND) directly below IC. Switching system parts are Input capacitor (C_{IN}), Switching FET, fly back diode (SBD), inductor (L) and Output capacitor (C_{OUT}).
- Connect the switching system parts as much as possible on the surface. Avoid the connection through the through hole as much as possible.
- As for AGND pins of the switching system parts, provide the through hole at the proximal place, and connect it with GND of internal layer.
- Pay the most attention to the loop composed of input capacitor (C_{IN}), switching FET, and fly back diode (SBD). Consider parts are disposed mutually to be near for making the current loop as small as possible.
- Place the bootstrap capacitor (C_{BST}) proximal to BST and LX pins of IC as much as possible.
- Connect the line to the LX pin proximal to the drain pin of low-side FET. Also large electric current flows momentary in this net. Wire the line of width of about 0.8 mm as standard, and as short as possible.
- Large electric current flows momentary in the net of DRVH and DRVL pins connected with the gate of switching FET. Wire the line width of about 0.8 mm to be a standard, as short as possible. Take special care about the line of the DRVL pin, and wire the line as short as possible.
- By-pass capacitor (C_{VCC}, C_{LDO5}) connected with VCC, and LDO5 should be placed close to the pin as much as possible. Also connect the GND pin of the bypass capacitor with GND of internal layer in the proximal through-hole.
- Pull the feedback line to be connected to the FB pin of the IC separately from near the output capacitor pin, whenever possible. Consider the line connected with FB pins to keep away from a switching system parts as much as possible because it is sensitive to the noise.
 - Also, place the output voltage setting resistor connected to this line near IC, and try to shorten the line to the FB pin. In addition, for the internal layer right under the component mounting place, provide the control system GND (AGND) of few ripple and few spike noises, or provide the ground plane of the power supply as much as possible.

Consider that the discharge current momentary flows into the CSN pin (about 10mA at 1.0V output voltage) when the DC/DC operation stops, and then sustain the width for the feedback line.

There is leaked magnetic flux around the inductor or backside of place equipped with inductor. Line and parts sensitive to noise should be considered to be placed away from the inductor (or backside of place equipped with inductor).




GND routing example



Connect the PGND to the AGND at single point directly under the IC

Layout example of switching components





44

15. Ordering Information


Table 15-1 Ordering information


Part number	Package	Remarks
MB39C502WQN-G-AMERE1	16 nin plantia OFN	
MB39C503WQN-G-AMERE1	16-pin plastic QFN (WNT016)	
MB39C504WQN-G-AMERE1	(**************************************	




16. Package Dimensions

SECTION 10.1: VERY VERY THIN PLASTIC QUAD FLAT NO LEAD PACKAGES (WN2016)







MILLIMETER		NOTE]		
SYMBOL	MIN.	NOM.	MAX.	NOTE	
Α	_	_	0.75	PROFILE	1
A1	0.00	_	0.05	TERMINAL HEIGHT	1
D	3,00 BSC.			BODY SIZE	1
E	3.00 BSC.		i	BODY SIZE	1
b	0.20	0.25	0.30	TERMINAL WIDTH	1
D2	1.90 BSC.			EXPOSED PAD SIZE	1
E2	1.90 BSC.			EXPOSED PAD SIZE	1
е	0.50 BSC.			TERMINAL PITCH]
n	16			TERMINAL COUNT]
L	0.18	0.25	0.32	TERMINAL LENGTH]
С	C0.30			EXPOSED PAD CHAMFER	1
aaa	0.07				1
bbb	0.10]
ccc	0.10]
ddd	0,05				
eee	0.05				
fff	0.10				

- 1. DIMENSIONING AND TOLERANCINC CONFORMS TO ASME Y14.5-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.

(A.) DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0,15 AND 0.30mm FROM TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL. THE DIMENSION "b"SHOULD NOT BE MEASURED IN THAT RADIUS AREA.

- 5ND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE.
- 6. MAX. PACKAGE WARPAGE IS 0.05mm.
- 7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.
- PIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.
- $\underline{\underline{\mathbb{A}}}_{\text{BILATERAL}}$ Coplanarity zone applies to the exposed heat sink slug as well as the terminals.



17. Major Changes

Page	Section	Change Results		
Revision 1.0				
-	-	Initial release		





Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2014 Spansion All rights reserved. Spansion®, the Spansion logo, MirrorBit®, MirrorBit® EclipseTM, ORNANDTM, Easy DesignSimTM, TraveoTM and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.