

ML675001

32-bit ARM-Based General-Purpose Microcontroller

GENERAL DESCRIPTION

The ML675001 microcontroller (MCU) is the members of an extensive and growing family of 32-bit ARM®-based standard products for general-purpose applications that require 32-bit CPU performance and low cost afforded by MCU integrated features.

ML675001 provide 8KB unified cache memory, built-in 32Kbyte SRAM, built-in 4Kbyte boot ROM, and a host of other useful peripherals such as auto-reload timers, watchdog timer (WDT), pulse-width modulators (PWM), A-to-D converter, expanded UARTs, synchronous serial port, I2C serial interface, GPIOs, DMA controller, external memory controller, and boundary scan capability. The ML675001 is pin-to-pin compatible with each other, and is pin-to-pin compatible with ML674001 for easy performance updates.

LAPIS Semiconductor's ML675K Family MCUs are capable of executing both the 32-bit ARM instruction set for high-performance applications as well as the 16-bit Thumb® instruction set for high code-density, power-efficient applications. With an ARM7TDMI® core operating at 60 MHz maximum frequency, ARM Thumb™ capabilities, and robust feature sets, the ML675001 Series MCUs are suitable for an array of applications including high performance industrial controllers and instrumentation, telecom, PC peripherals, security/surveillance, test equipment, and a variety of consumer electronics devices.

The ARM7TDMI® Advantage

LAPIS Semiconductor's ML675K Family of low-cost ARM-based MCUs offers system designers a bridge from 8- and 16-bit proprietary MCU architectures to ARM's higher-performance, affordable, widely-accepted industry standard architecture and its industry-wide support infrastructure. The ARM industry infrastructure offers the system developers many advantages including software compatibility, many ready-to-use software applications, large choices among hardware and software development tools. These ARM-based advantages allow LAPIS Semiconductor's customers to better leverage engineering resources, lower development costs, minimize project risks, and reduce their product time to market. In addition, migration of a design with an LAPIS Semiconductor standard MCU to an LAPIS Semiconductor custom solution is easily facilitated with its award-winning uPLAT™ product development architecture.

FEATURES

- CPU
 - 32-bit RISC CPU (ARM7TDMI)
 - 32-bit instructions (ARM Instructions) and 16-bit instructions (Thumb Instructions) mixed
 - General purpose registers : 31 x 32 bits
 - Built-in Barrel shifter and multiplier (32 bit x 8 bit, Modified Booth's Algorithm)
 - Little endian
 - Built-in debug function
 - Cache memory
 - 8KB unified memory
 - 4 way set-associative
- Internal memory
 - RAM 32KB (32-bit access)
 - FLASH (16-bit access)
 - ML675001 : ROM-less version




ARM, ARM7TDMI, Multi-ICE and AMBA are registered trademarks of ARM Ltd., UK.

uPLAT is LAPIS Semiconductor's trademark.

The contents of this data sheet are subject to change for modification without notice.

- External memory controller
 - ROM (FLASH): 16 Mbytes
 - SRAM: 16 Mbytes
 - DRAM: 64 Mbytes (SDRAM and EDO-DRAM support)
 - External IO devices: 16 Mbytes x 2 banks, 4 Chip select pins
 - Wait control input signal for each bank
 - Independent programmable wait settings for each bank
- Interrupt controller
 - 28 sources: 23 internals and 5 externals (IRQ: 4, FIQ: 1)
- DMA controller
 - 2 channels: Dual address mode, cycle steal and burst transfer mode
- Timer
 - 1 channel: 16-bit auto reload for operating system
 - 6 channels: 16-bit auto reload for application
 - 1 channel: 16 bit watchdog timer
- Serial interface
 - 1 channel: UART
 - 1 channel: UART with 16-byte FIFO
 - 1 channel: synchronous
 - 1 channel: I2C (single master)
- Parallel I/O Port
 - 4 ports x 8 bits (bitwise input/output settings)
 - 1 port x 10 bit (bitwise input/output settings)
- PWM
 - 2 channels x 16 bits
- Analog-to-Digital Converter
 - 4 channels x 10 bits
- Power down mechanism
 - Standby (all clock stop) and Halt (clock stop by each function block)
 - Clock gear (selectable 1/1, 1/2, 1/4, 1/8, 1/16, 1/32 base clock frequency)
- JTAG interface
 - Connectable to JTAG ICE
- Power supply voltage
 - Core section: 2.25 V to 2.75 V
 - IO section: 3.0 V to 3.6 V
 - PLL section: 2.25 V to 2.75 V
 - Analog section: 3.0 V to 3.6 V
- Operating frequency
 - 1-60 MHz
- Operating temperature (ambient temperature)
 - −40°C to +85°C
- Package
 - 144-pin plastic LQFP (LQFP144-P-2020-0.50-SK)
 - 144-pin plastic LFBGA (P-LFBGA144-1111-0.80)

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)

144-Pin Plastic LFBGA

	13	12	11	10	9	8	7	6	5	4	3	2	1
N	PIOD[6]/ XDQM[1]]	XIOCS_ N[3]	XIOCS_ N[1]	XRAMC S_N	XBWE_ N[0]	XOE_N	PIOC[4]/ XA[21]	XA[16]	XA[14]	XA[11]	XA[9]	XA[7]	XA[6]
M	PIOD[7]/ XDQM[0]]	XIOCS_ N[2]	XIOCS_ N[0]	XWE_N	PIOC[7]/ XWR	PIOC[6]/ XA[23]	PIOC[2]/ XA[19]	XA[17]	XA[15]	XA[13]	XA[10]	XA[4]	XA[5]
L	PIOB[1]/ DREQC LR[0]	PIOB[2]/ DREQ[1]	PIOB[0]/ DREQ[0]	XROMC S_N	XBWE_ N[1]	PIOC[5]/ XA[22]	PIOC[3]/ XA[20]	XA[18]	XA[12]	VDD_IO	XA[8]	XA[2]	GND
K	PIOB[3]/ DREQC LR[1]	PIOB[5]/ TCOUT[1]	VDD_IO	GND	VDD_IO	VDD_C ORE	VDD_IO	GND	GND	XA[3]	XA[0]	XD[13]	XA[1]
J	PIOC[0]/ PWMOU T[0]	GND	PIOB[4]/ TCOUT[0]	PIOC[1]/ PWMOU T[1]	144pin LFBGA (TOP VIEW)					VDD_IO	XD[15]	XD[11]	XD[14]
H	XBS_N[0]	XBS_N[1]	PIOD[0]/ XWAIT	VDD_C ORE						VDD_C ORE	XD[10]	NC	XD[12]
G	PIOD[2]/ XRAS_N	PIOD[1]/ XCAS_N	VDD_IO	GND						VDD_IO	XD[8]	CLKMD1	XD[9]
F	BSEL[1]	PIOD[5]/ XSDCK E	PIOD[3]/ XSDCLK	PIOD[4]/ XSDCS_ N						GND	XD[7]	XD[6]	XD[5]
E	PIOE[7]/ EXINT[2]	BSEL[0]	PIOE[8]/ EXINT[3]	PIOE[5]/ EXINT[0]						GND	XD[2]	CLKMD0	XD[4]
D	PIOE[0]/ SCLK	PIOE[6]/ EXINT[1]	PIOE[9]/ EFIQ_N	PIOE[2]/ SDO	OSC1_N	PIOA[1]/ SOUT	AIN[0]	VREFN	VDD_IO	GND	VDD_IO	XD[3]	XD[1]
C	TDI	PIOE[1]/ SDI	CKO	TMS	CKOE_ N	AVDD	AIN[1]	AIN[3]	VDD_C ORE	PIOA[5]/ DTR	FWR	XD[0]	RESET_ N
B	nTRST	TDO	TCK	GND	VDD_IO	PIOA[0]/ SIN	VREFP	AGND	GND	PIOA[3]/ DSR	PIOA[7]/ RI	PIOE[4]/ SCL	PIOB[7]/ SRXD
A	PLLVD	PLLGN	JSEL	DRAME_ N	OSC0	TEST	AIN[2]	PIOA[2]/ CTS	PIOA[4]/ DCD	PIOA[6]/ RTS	PIOE[3]/ SDA	PIOB[6]/ STXD	TEST1
	13	12	11	10	9	8	7	6	5	4	3	2	1

Notes: NC pins are electrically unconnected in the package.
NC pins can be connected to Vdd or GND.

144-Pin Plastic LQFP

		(Primary function)		(Secondary function)			
(Secondary function)	(Primary function)	108	nTRST				
		107	TDO				
		106	TDI		SDO		
		105	PIOE[2]		SDI		
		104	PIOE[1]		SCLK		
		103	PIOE[0]		EFIQ_N		
		102	PIOE[9]		EXINT[3]		
		101	PIOE[8]		EXINT[2]		
		100	PIOE[7]		EXINT[1]		
		99	PIOE[6]		EXINT[0]		
		98	PIOE[5]				
		97	BSEL[1]				
		96	BSEL[0]		XSDCKE		
		95	PIOD[5]		XSDCS_N		
(Secondary function)	(Primary function)	94	PIOD[4]		XSDCLK		
		93	PIOD[3]		XSRAS_N		
		92	PIOD[2]				
		91	VDD_IO				
		90	GND				
		89	PIOD[1]		XCAS_N		
		88	PIOD[0]		XWAIT		
		87	VDD_CORE				
		86	XBS_N[1]				
		85	XBS_N[0]				
		84	GND				
		83	PIOC[1]		PWMOUT[1]		
		82	PIOC[0]		PWMOUT[0]		
		81	PIOB[5]		TCOUT[1]		
(Secondary function)	(Primary function)	80	PIOB[4]		TCOUT[0]		
		79	PIOB[3]		DREQCLR[1]		
		78	PIOB[2]		DREQ[1]		
		77	VDD_IO				
		76	PIOB[1]		DREQCLR[0]		
		75	PIOB[0]		DREQ[0]		
		74	PIOD[7]		XDQM[0]/XCAS_N[0]		
		73	PIOD[6]		XDQM[1]/XCAS_N[1]		
(Secondary function)	(Primary function)	72					
		71					
		70	XIOCS_N[3]				
		69	XIOCS_N[2]				
		68	XIOCS_N[1]				
		67	GND				
		66	XIOCS_N[0]				
		65	XRAMCS_N				
		64	XROMCS_N				
		63	XBWE_N[1]				
		62	XBWE_N[0]				
		61	XWE_N				
		60	VDD_IO				
		59	XOE_N				
(Secondary function)	(Primary function)	58	PIOC[7]	XWR			
		57	PIOC[6]	XA[23]			
		56	VDD_CORE				
		55	PIOC[5]	XA[22]			
		54	PIOC[4]	XA[21]			
		53	PIOC[3]	XA[20]			
		52	VDD_IO				
		51	PIOC[2]	XA[19]			
		50	XA[18]				
		49	GND				
		48	XA[17]				
		47	XA[16]				
		46	XA[15]				
		(Secondary function)	(Primary function)	45	GND		
44	XA[14]						
43	XA[13]						
42	XA[12]						
41	XA[11]						
40	XA[10]						
39	VDD_IO						
38	XA[9]						
37	XA[8]						
	XA[7]						
	XA[6]						
(Secondary function)	(Primary function)			1			
				2			
		3					
		4					
		5					
		6					
		7					
		8					
		9					
		10					
		11					
		12					
		13					
		14					
(Secondary function)	(Primary function)	15					
		16					
		17					
		18					
		19					
		20					
		21					
		22					
		23					
		24					
		25					
		26					
		27					
		28					
(Secondary function)	(Primary function)	29					
		30					
		31					
		32					
		33					
		34					
		35					
		36					
(Secondary function)	(Primary function)	TEST1					
		PROB[7]					
		FWR					
		RESET_N					
		VDD_IO					
		XD[0]					
		XD[1]					
		XD[2]					
		XD[3]					
		XD[4]					
		GND					
		CLKMD0					
		XD[5]					
		XD[6]					
(Secondary function)	(Primary function)	GND					
		XD[7]					
		CLKMD1					
		VDD_IO					
		XD[8]					
		XD[9]					
		XD[10]					
		VDD_CORE					
		NC					
		XD[11]					
		XD[12]					
		VDD_IO					
		XD[13]					
		XD[14]					
		XD[15]					
(Secondary function)	(Primary function)	XA[0]					
		XA[1]					
		XA[2]					
		XA[3]					
		GND					
		XA[4]					
		XA[5]					

144pin LQFP
(TOP VIEW)

(Secondary function)	(Primary function)	(Secondary function)	(Primary function)
SIN	PIOA[0]		XIOCS_N[3]
SOUT	PIOA[1]		XIOCS_N[2]
	AVDD		XIOCS_N[1]
	VREFP		GND
	AIN[0]		XIOCS_N[0]
	AIN[1]		XRAMCS_N
	AIN[2]		XROMCS_N
	AIN[3]		XBWE_N[1]
	VREFN		XBWE_N[0]
	AGND		XWE_N
	GND		VDD_IO
CTS	PIOA[2]		XOE_N
	VDD_IO		PIOC[7]
DSR	PIOA[3]		PIOC[6]
DCD	PIOA[4]		VDD_CORE
	VDD_CORE		PIOC[5]
DTR	PIOA[5]		PIOC[4]
RTS	PIOA[6]		PIOC[3]
RI	PIOA[7]		VDD_IO
	GND		PIOC[2]
SDA	PIOE[3]		XA[18]
SCL	PIOE[4]		GND
STXD	PIOB[6]		XA[17]
			XA[16]
			XA[15]
			GND
			XA[14]
			XA[13]
			XA[12]
			XA[11]
			XA[10]
			VDD_IO
			XA[9]
			XA[8]
			XA[7]
			XA[6]

Notes: NC pins are electrically unconnected in the package.
NC pins can be connected to Vdd or GND.

LIST OF PINS

Pin		Primary Function			Secondary Function		
LQFP	BGA	Symbol	I/O	Description	Symbol	I/O	Description
1	A1	TEST1	I	Test mode input	—	—	
2	B1	PIOB[7]	I/O	General port (with interrupt function)	SRXD	I	SIO receive signal
3	C3	FWR	I	Test mode inout	—	—	
4	C1	RESET_N	I	Reset input	—	—	
5	D3	VDD_IO	VDD	IO power supply	—	—	
6	C2	XD[0]	I/O	External data bus	—	—	
7	D1	XD[1]	I/O	External data bus	—	—	
8	E3	XD[2]	I/O	External data bus	—	—	
9	D2	XD[3]	I/O	External data bus	—	—	
10	E1	XD[4]	I/O	External data bus	—	—	
11	E4	GND	GND	GND	—	—	
12	E2	CLKMD0	I	Clock mode input	—	—	
13	F1	XD[5]	I/O	External data bus	—	—	
14	F2	XD[6]	I/O	External data bus	—	—	
15	F4	GND	GND	GND	—	—	
16	F3	XD[7]	I/O	External data bus	—	—	
17	G2	CLKMD1	I	Clock mode input	—	—	
18	G4	VDD_IO	VDD	I/O power supply	—	—	
19	G3	XD[8]	I/O	External data bus	—	—	
20	G1	XD[9]	I/O	External data bus	—	—	
21	H3	XD[10]	I/O	External data bus	—	—	
22	H4	VDD_CORE	VDD	CORE power supply	—	—	
23	H2	NC	—	NC	—	—	
24	J2	XD[11]	I/O	External data bus	—	—	
25	H1	XD[12]	I/O	External data bus	—	—	
26	J4	VDD_IO	VDD	I/O power supply	—	—	
27	K2	XD[13]	I/O	External data bus	—	—	
28	J1	XD[14]	I/O	External data bus	—	—	
29	J3	XD[15]	I/O	External data bus	—	—	
30	K3	XA[0]	O	External address output	—	—	
31	K1	XA[1]	O	External address output	—	—	
32	L2	XA[2]	O	External address output	—	—	
33	K4	XA[3]	O	External address output	—	—	
34	L1	GND	GND	GND	—	—	
35	M2	XA[4]	O	External address output	—	—	
36	M1	XA[5]	O	External address output	—	—	
37	N1	XA[6]	O	External address output	—	—	
38	N2	XA[7]	O	External address output	—	—	
39	L3	XA[8]	O	External address output	—	—	
40	N3	XA[9]	O	External address output	—	—	
41	L4	VDD_IO	VDD	I/O power supply	—	—	
42	M3	XA[10]	O	External address output	—	—	
43	N4	XA[11]	O	External address output	—	—	
44	L5	XA[12]	O	External address output	—	—	
45	M4	XA[13]	O	External address output	—	—	
46	N5	XA[14]	O	External address output	—	—	
47	K5	GND	GND	GND	—	—	
48	M5	XA[15]	O	External address output	—	—	
49	N6	XA[16]	O	External address output	—	—	

Pin		Primary Function			Secondary Function		
LQFP	BGA	Symbol	I/O	Description	Symbol	I/O	Description
50	M6	XA[17]	O	External address output	—	—	
51	K6	GND	GND	GND	—	—	
52	L6	XA[18]	O	External address output	—	—	
53	M7	PIOC[2]	I/O	General port (with interrupt function)	XA[19]	O	External address output
54	K7	VDD_IO	VDD	I/O power supply	—	—	
55	L7	PIOC[3]	I/O	General port (with interrupt function)	XA[20]	O	External address output
56	N7	PIOC[4]	I/O	General port (with interrupt function)	XA[21]	O	External address output
57	L8	PIOC[5]	I/O	General port (with interrupt function)	XA[22]	O	External address output
58	K8	VDD_CORE	VDD	CORE power supply	—	—	
59	M8	PIOC[6]	I/O	General port (with interrupt function)	XA[23]	O	External address output
60	M9	PIOC[7]	I/O	General port (with interrupt function)	XWR	O	Transfer direction of external bus
61	N8	XOE_N	O	Output enable (excluding SDRAM)	—	—	
62	K9	VDD_IO	VDD	I/O power supply	—	—	
63	M10	XWE_N	O	Write enable	—	—	
64	N9	XBWE_N[0]	O	Byte write enable (LSB)	—	—	
65	L9	XBWE_N[1]	O	Byte write enable (MSB)	—	—	
66	L10	XROMCS_N	O	External ROM chip select	—	—	
67	N10	XRAMCS_N	O	External RAM chip select	—	—	
68	M11	XIOCS_N[0]	O	IO chip select 0	—	—	
69	K10	GND	GND	GND	—	—	
70	N11	XIOCS_N[1]	O	IO chip select 1	—	—	
71	M12	XIOCS_N[2]	O	IO chip select 2	—	—	
72	N12	XIOCS_N[3]	O	IO chip select 3	—	—	
73	N13	PIOD[6]	I/O	General port (with interrupt function)	XDQM[1]/XCAS_N[1]	O	INPUT/OUTPUT mask/CAS (MSB)
74	M13	PIOD[7]	I/O	General port (with interrupt function)	XDQM[0]/XCAS_N[0]	O	INPUT/OUTPUT mask/CAS (LSB)
75	L11	PIOB[0]	I/O	General port (with interrupt function)	DREQ[0]	I	DMA request signal (CH0)
76	L13	PIOB[1]	I/O	General port (with interrupt function)	DREQCLR[0]	O	DREQ Clear Signal (CH0)
77	K11	VDD_IO	VDD	I/O power supply	—	—	
78	L12	PIOB[2]	I/O	General port (with interrupt function)	DREQ[1]	I	DMA request signal (CH1)
79	K13	PIOB[3]	I/O	General port (with interrupt function)	DREQCLR[1]	O	DREQ Clear Signal (CH1)
80	J11	PIOB[4]	I/O	General port (with interrupt function)	TCOUT[0]	O	DMAC Terminal Count (CH0)
81	K12	PIOB[5]	I/O	General port (with interrupt function)	TCOUT[1]	O	DMAC Terminal Count (CH1)
82	J13	PIOC[0]	I/O	General port (with interrupt function)	PWMOUT[0]	O	PWM output (CH0)
83	J10	PIOC[1]	I/O	General port (with interrupt function)	PWMOUT[1]	O	PWM output (CH1)
84	J12	GND	GND	GND	—	—	
85	H13	XBS_N[0]	O	External bus byte select (LSB)	—	—	
86	H12	XBS_N[1]	O	External bus byte select (MSB)	—	—	

Pin		Primary Function			Secondary Function		
LQFP	BGA	Symbol	I/O	Description	Symbol	I/O	Description
87	H10	VDD_CORE	VDD	CORE power supply	—	—	
88	H11	PIOD[0]	I/O	General port (with interrupt function)	XWAIT	I	Wait input signal for I/O Banks
89	G12	PIOD[1]	I/O	General port (with interrupt function)	XCAS_N	O	Column address strobe (SDRAM)
90	G10	GND	GND	GND	—	—	
91	G11	VDD_IO	VDD	I/O power supply	—	—	
92	G13	PIOD[2]	I/O	General port (with interrupt function)	XRAS_N	O	Row address strobe (SDRAM/EDO-DRAM)
93	F11	PIOD[3]	I/O	General port (with interrupt function)	XSDCLK	O	Clock for SDRAM
94	F10	PIOD[4]	I/O	General port (with interrupt function)	XSDCS_N	O	Chip select for SDRAM
95	F12	PIOD[5]	I/O	General port (with interrupt function)	XSDCKE	O	Clock enable (SDRAM)
96	E12	BSEL[0]	I	Select boot device	—	—	
97	F13	BSEL[1]	I	Select boot device	—	—	
98	E10	PIOE[5]	I/O	General port (with interrupt function)	EXINT[0]	I	Interrupt input
99	D12	PIOE[6]	I/O	General port (with interrupt function)	EXINT[1]	I	Interrupt input
100	E13	PIOE[7]	I/O	General port (with interrupt function)	EXINT[2]	I	Interrupt input
101	E11	PIOE[8]	I/O	General port (with interrupt function)	EXINT[3]	I	Interrupt input
102	D11	PIOE[9]	I/O	General port (with interrupt function)	EFIQ_N	I	FIQ input
103	D13	PIOE[0]	I/O	General port (with interrupt function)	SCLK	I/O	SSIO clock
104	C12	PIOE[1]	I/O	General port (with interrupt function)	SDI	I	SSIO Serial Data In
105	D10	PIOE[2]	I/O	General port (with interrupt function)	SDO	O	SSIO Serial Data Out
106	C13	TDI	I	JTAG Data Input	—	—	
107	B12	TDO	O	JTAG data out	—	—	
108	B13	nTRST	I	JTAG reset	—	—	
109	A13	PLLVD	VDD	Power supply for PLL	—	—	
110	A12	PLLGND	GND	GND for PLL	—	—	
111	C11	CKO	O	Clock output	—	—	
112	A11	JSEL	I	JTAG select	—	—	
113	C10	TMS	I	JTAG mode select	—	—	
114	B11	TCK	I	JTAG clock	—	—	
115	A10	DRAME_N	I	DRAM enable	—	—	
116	C9	CKOE_N	I	Clock out enable	—	—	
117	B10	GND	GND	GND	—	—	
118	A9	OSC0	I	Oscillation input pin	—	—	
119	D9	OSC1_N	O	Oscillation output pin	—	—	
120	B9	VDD_IO	VDD	IO power supply	—	—	
121	A8	TEST	I	Test mode input	—	—	
122	B8	PIOA[0]	I/O	General port (with interrupt function)	SIN	I	UART Serial Data In
123	D8	PIOA[1]	I/O	General port (with interrupt function)	SOUT	O	UART Serial Data Out
124	C8	AVDD	VDD	A/D CONVERTER power supply	—	—	

Pin		Primary Function			Secondary Function		
LQFP	BGA	Symbol	I/O	Description	Symbol	I/O	Description
125	B7	VREFP	I	A/D CONVERTER Reference voltage	—	—	
126	D7	AIN[0]	I	A/D CONVERTER analog input port	—	—	
127	C7	AIN[1]	I	A/D CONVERTER analog input port	—	—	
128	A7	AIN[2]	I	A/D CONVERTER analog input port	—	—	
129	C6	AIN[3]	I	A/D CONVERTER analog input port	—	—	
130	D6	VREFN	GND	A/D CONVERTER Reference GND	—	—	
131	B6	AGND	GND	A/D CONVERTER GND	—	—	
132	B5	GND	GND	GND	—	—	
133	A6	PIOA[2]	I/O	General port (with interrupt function)	CTS	I	UART Clear To Send
134	D5	VDD_IO	VDD	IO power supply	—	—	
135	B4	PIOA[3]	I/O	General port (with interrupt function)	DSR	I	UART Set Ready
136	A5	PIOA[4]	I/O	General port (with interrupt function)	DCD	I	UART Carrier Detect
137	C5	VDD_CORE	VDD	CORE power supply	—	—	
138	C4	PIOA[5]	I/O	General port (with interrupt function)	DTR	O	UART Data Terminal Ready
139	A4	PIOA[6]	I/O	General port (with interrupt function)	RTS	O	UART Request To Send
140	B3	PIOA[7]	I/O	General port (with interrupt function)	RI	I	UART Ring Indicator
141	D4	GND	GND	GND	—	—	
142	A3	PIOE[3]	I/O	General port (with interrupt function)	SDA	I/O	I2C Data In/Out
143	B2	PIOE[4]	I/O	General port (with interrupt function)	SCL	O	I2C Clock out
144	A2	PIOB[6]	I/O	General port (with interrupt function)	STXD	O	SIO send data output

PIN DESCRIPTION

Pin Name	I/O	Description	Primary/ Secondary	Logic																									
System																													
RESET_N	I	Reset input	—	Negative																									
BSEL[1:0]	I	Boot device select signal BSEL[1] BSEL[0] Boot device 0 0 Prohibited 0 1 External ROM 1 * Boot mode The selected device is mapped to BANK0 (0x0000_0000 - 0x07FF_FFFF) after reset.	—	Positive																									
CLKMD[1:0]	I	Clock mode settings <table border="1"> <thead> <tr> <th>PLL operating mode</th><th>CLKMD [1:0]</th><th>OSC pin input frequency</th><th>Internal clock frequency multiplied</th><th>Note</th></tr> </thead> <tbody> <tr> <td>× 8 frequency mode</td><td>1 1</td><td>5 to 7.5 MHz</td><td>40 to 60 MHz</td><td></td></tr> <tr> <td>× 4 frequency mode</td><td>1 0</td><td>5 to 14 MHz</td><td>20 to 56 MHz</td><td></td></tr> <tr> <td>× 1 frequency mode</td><td>0 1</td><td>20 to 56 MHz</td><td>20 to 56 MHz</td><td>A crystal oscillator can not be connected. Supply an external clock.</td></tr> <tr> <td>Reserved</td><td>0 0</td><td>—</td><td>—</td><td>Setting prohibited</td></tr> </tbody> </table>	PLL operating mode	CLKMD [1:0]	OSC pin input frequency	Internal clock frequency multiplied	Note	× 8 frequency mode	1 1	5 to 7.5 MHz	40 to 60 MHz		× 4 frequency mode	1 0	5 to 14 MHz	20 to 56 MHz		× 1 frequency mode	0 1	20 to 56 MHz	20 to 56 MHz	A crystal oscillator can not be connected. Supply an external clock.	Reserved	0 0	—	—	Setting prohibited	—	Positive
PLL operating mode	CLKMD [1:0]	OSC pin input frequency	Internal clock frequency multiplied	Note																									
× 8 frequency mode	1 1	5 to 7.5 MHz	40 to 60 MHz																										
× 4 frequency mode	1 0	5 to 14 MHz	20 to 56 MHz																										
× 1 frequency mode	0 1	20 to 56 MHz	20 to 56 MHz	A crystal oscillator can not be connected. Supply an external clock.																									
Reserved	0 0	—	—	Setting prohibited																									
OSC0	I	Crystal connection or external clock input. Connect a crystal (5MHz to 14 MHz), if used, to OSC0 and OSC1_N. It is also possible to input a direct clock (5MHz to 14MHz, 20MHz to 56MHz).	—	—																									
OSC1_N	O	Crystal connection. When not using a crystal, leave this pin unconnected.	—	—																									
CKO	O	Clock out	—	—																									
CKOE_N	I	Clock out enable	—	Negative																									
Debugging support.																													
TCK	I	Debugging pin. Normally connect to ground level.	—	—																									
TMS	I	Debugging pin. Normally drive at High level.	—	Positive																									
nTRST	I	Debugging pin. Normally connect to ground level.	—	Negative																									
TDI	I	Debugging pin. Normally drive at High level.	—	Positive																									
TDO	O	Debugging pin. Normally leave open.	—	Positive																									

Pin Name	I/O	Description	Primary/ Secondary	Logic
General-purpose I/O ports				
PIOA[7:0]	I/O	General-purpose port. Not available for use as port pins when secondary functions are in use.	Primary	Positive
PIOB[7:0]	I/O	General-purpose port. Not available for use as port pins when secondary functions are in use.	Primary	Positive
PIOC[7:0]	I/O	General-purpose port. Not available for use as port pins when secondary functions are in use.	Primary	Positive
PIOD[7:0]	I/O	General-purpose port. Not available for use as port pins when secondary functions are in use. Note that enabling DRAM controller with DRA _{ME} _N inputs permanently configures PIOD[7:0] for their secondary functions, making them unavailable for use as port pins.	Primary	Positive
PIOE[9:0]	I/O	General-purpose port. Not available for use as port pins when secondary functions are in use.	Primary	Positive
External Bus				
XA[23:19]	O	Address bus to external RAM, external ROM, external I/O banks, and external DRAM. After a reset, these pins are configured for their primary function (PIOC[6:2]).	Secondary	Positive
XA[18:0]	O	Address bus to external RAM, external ROM, external I/O banks, and external DRAM.	—	Positive
XD[15:0]	I/O	Data bus to external RAM, external ROM, external I/O banks, and external DRAM.	—	Positive
External bus control signals (ROM/SRAM/I/O)				
XROMCS_N	O	ROM bank chip select	—	Negative
XRAMCS_N	O	SRAM bank chip select	—	Negative
XIOCS_N[0]	O	IO chip select 0	—	Negative
XIOCS_N[1]	O	IO chip select 1	—	Negative
XIOCS_N[2]	O	IO chip select 2	—	Negative
XIOCS_N[3]	O	IO chip select 3	—	Negative
XOE_N	O	Output enable/ Read enable	—	Negative
XWE_N	O	Write enable	—	Negative
XBS_N[1:0]	O	Byte select: XBS_N[1] is for MSB, XBS_N[0] is for LSB	—	Negative
XBWE_N[0]	O	LSB Write enable	—	Negative
XBWE_N[1]	O	MSB Write enable	—	Negative
XWR	O	Data transfer direction for external bus, used when connecting to Motorola I/O devices. This represent the secondary function of pin PIOC[7]. L: read , H: write. Available for I/O bank 0/1.	Secondary	—
XWAIT	I	External I/O bank 0/1/2/3 WAIT signal. This input permits access to devices slower than register settings.	Secondary	Positive

Pin Name	I/O	Description	Primary/ Secondary	Logic
External bus control signals (DRAM)				
XRAS_N	O	Row address strobe. Used for both EDO DRAM and SDRAM	Secondary	Negative
XCAS_N	O	Column address strobe signal (SDRAM)	Secondary	Negative
XSDCLK	O	SDRAM clock (same frequency as internal HCLK)	Secondary	—
XSDCKE	O	Clock enable (SDRAM)	Secondary	—
XSDCS_N	O	Chip select (SDRAM)	Secondary	Negative
XDQM[1]/XCAS_N [1]	O	Connected to SDRAM: DQM (MSB) Connected to EDO DRAM: column address strobe signal (MSB)	Secondary	Positive/ Negative
XDQM[0]/XCAS_N [0]	O	Connected to SDRAM: DQM (LSB) Connected to EDO DRAM: column address strobe signal (LSB)	Secondary	Positive/ Negative
DMA control signals				
DREQ[0]	I	Ch 0 DMA request signal, used when DMA controller configured for DREQ type	Secondary	Positive
DREQCLR[0]	O	Ch 0 DREQ signal clear request. The DMA device responds to this output by negating DREQ.	Secondary	Positive
TCOUT[0]	O	Indicates to Ch 0 DMA device that last transfer has started.	Secondary	Positive
DREQ[1]	I	Ch 1 DMA request signal, used when DMA controller configured for DREQ type	Secondary	Positive
DREQCLR[1]	O	Ch 1 DREQ signal clear request. The DMA device responds to this output by negating DREQ.	Secondary	Positive
TCOUT[1]	O	Indicates to Ch 1 DMA device that last transfer has started	Secondary	Positive
UART				
SIN	I	SIO receive signal	Secondary	Positive
SOUT	O	SIO transmit signal	Secondary	Positive
CTS	I	Clear To Send. Indicates that modem or data set is ready to transfer data. Bit 4 in modem status register reflects this input.	Secondary	Negative
DSR	I	Data Set Ready. Indicates that modem or data set is ready to establish a communications link with UART. Bit 5 in modem status register reflects this input.	Secondary	Negative
DCD	I	Data Carrier Detect. Indicates that modem or data set has detected data carrier signal. Bit 7 in modem status register reflects this input. Data Carrier Detect	Secondary	Negative
DTR	O	Data Terminal Ready. Indicates that UART is ready to establish a communications link with modem or data set. Bit 0 in modem control register controls this output.	Secondary	Negative
RTS	O	Request To Send. Indicates that UART is ready to transfer data to modem or data set. Bit 1 in modem control register controls this output.	Secondary	Negative
RI	I	Ring Indicator. Indicates that modem or data set has received telephone ring indicator. Bit 6 in modem status register reflects this input.	Secondary	Negative
SIO				
STXD	O	SIO transmit signal	Secondary	Positive
SRXD	I	SIO receive signal	Secondary	Positive

Pin Name	I/O	Description	Primary/ Secondary	Logic
I2C				
SDA	I/O	I2C Data. This pin operates as NMOS Open drain. Connect pull-up resistor.	Secondary	Positive
SCL	O	I2C Clock. This pin operates as NMOS Open drain. Connect pull-up resistor.	Secondary	Positive
Synchronous SIO				
SCLK	I/O	Serial clock	Secondary	—
SDI	I	Serial receive data	Secondary	Positive
SDO	O	Serial transmit data	Secondary	Positive
PWM signals				
PWMOUT[0]	O	PWM output of CH0	Secondary	Positive
PWMOUT[1]	O	PWM output of CH1	Secondary	Positive
Analog-to-digital converter				
AIN[0]	I	Ch0 analog input	—	—
AIN[1]	I	Ch1 analog input	—	—
AIN[2]	I	Ch2 analog input	—	—
AIN[3]	I	Ch3 analog input	—	—
VREFP	I	Analog-to-digital converter convert reference voltage (VDD)	—	—
VREFN	I	Analog-to-digital converter convert reference voltage (GND)	—	—
AVDD		Analog-to-digital converter power supply	—	—
AGND		Analog-to-digital converter ground	—	—
Interrupt signals				
EXINT[3:0]	I	External interrupt input signals	Secondary	Positive / Negative
EFIQ_N	I	External fast interrupt input signal. Interrupt controller connects this to CPU FIQ input.	Secondary	Negative
MODE configuration				
DRAME_N	I	DRAM enable mode	—	Negative
TEST	I	Test mode	—	Positive
TEST1	I	Test mode	—	Positive
FWR	I	Test mode	—	Positive
JSEL	I	JTAG select signal. L: On-board debug, H: Boundary scan.	—	—
Power supplies				
VDD_CORE		Core power supply	—	—
VDD_IO		I/O power supply	—	—
GND		GND for core and I/O	—	—
PLLVD		PLL power supply	—	—
PLLGND		GND for PLL	—	—

DESCRIPTION OF FUNCTIONS

CPU

CPU core:	ARM7TDMI
Operating frequency:	1 MHz to 60 MHz
Byte ordering:	Little endian
Instructions:	ARM instruction (32-bit length) and Thumb instruction (16-bit length) can be mixed.
General register bank:	31 × 32 bits
Built-in barrel shifter:	ALU and barrel shift operations can be executed by one instruction.
Multiplier:	32 bits × 8 bits (Modified Booth's Algorithm)
Built-in debug function:	JTAG interface, break point register

Built-in Memory

FLASH ROM:	ML675001 : ROM-less version
RAM:	32KB (8K × 32bits) Read/Write access(8/16/32bit):3 cycle (cache memory unused)
Cache memory:	8K unified memory with 4way set-associative

Interrupt Controller

Fast interrupt request (FIQ) and interrupt request (IRQ) are employed as interrupt input signals. The interrupt controller controls these interrupt signals going to ARM core.

- (1) Interrupt sources
 - FIQ: 1 external source (external pin: EFIQ_N)
 - IRQ: total of 27 sources. 23 internal sources, and 4 external sources (external pins: EXINT[3:0])
- (2) Interrupt priority level
 - Configurable, 8-level priority for each source
- (3) External interrupt pin input
 - EXINT[3:0] can be set as Level or Edge sensing.
 - Configurable High or Low when Level sensing. Configurable Rise or Falling edge triggering when Edge sensing.
 - EFIQ_N is set as Falling edge triggering.

Timers

7 channels of 16-bit reload timers are employed. Of these, 1 channel is used as system timer for OS. The timers of other 6 channels are used in application software.

- (1) System timer: 1 channel
 - 16-bit auto reload timer: Used as system timer for OS. Interrupt request by timer overflow.
- (2) Application timer: 6 channels
 - 16-bit auto reload timer. Interrupt request by compare match.
 - One shot, interval
 - Clock can be independently set for each channel

WDT

Functions as an interval timer or a watch dog timer.

- (1) 16-bit timer
- (2) Watch dog timer or interval timer mode can be selected

- (3) Interrupt or reset generation
- (4) Maximum period: longer than 200 msec

PWM

This LSI contains two channels of PWM (Pulse Width Modulation) function which can change the duty cycle of a waveform with a constant period. The PWM output resolution is 16 bits for each channel.

Serial Interface

This LSI contains four serial interface.

- (1) UART without FIFO : 1 channel

This is the serial port which performs data transmission, taking a synchronization per character.

Selection of various parameters, such as addition of data length, a stop bit, and a parity bit, is possible.

Asynchronous full duplex operation

Sampling Rate = Baud rate x 16sample

Character Length : 7, 8 bit

Stop Bit Length : 1, 2 bit

Parity : Even, Odd, none

Error Detection : Parity, Framing, Over run

Loop Back Function : ON/OFF, Parity, framing, Over run Compulsive addition

Baud Rate Generation : Exclusive baud rate generator built-in (8bit counter)

Independent from a bus clock

Internal-Baud-Rate-Clock-Stop at the time of HALT Mode.

- (2) UART with 16bytes FIFO : 1channel

Features 16bytes FIFO in both send and receive. Uses the industry standard 16550A ACE (Asynchronous Communication Element).

Asynchronous full duplex operation

Reporting function for all status

16 Byte Transmission and reception FIFO

Transmission, reception, interrupts of line status Data set and Independent FIFO control.

Modem control signals : CTS, DCD, DSR, DTR, RI and RTS

Data length : 5, 6, 7, 8 bit

Stop bit length : 1, 1.5, 2 bit

parity : Even, Odd, none

Error Detection : Parity, Framing, Overrun

Baud Rate Generation : Exclusive baud rate generator built-in

- (3) Synchronous serial interface : 1channel

It is a clock synchronous 8bit serial port

Selectable 1/8, 1/16, or 1/32 of HCLK frequency.

Choose LSB First or MSB First.

Choose Master / Slave Mode

Transceiver Interruption, Transceiver buffer empty interrupt

Loopback Test Function

- (4) I2C : 1channel

Based on the I2C BUS specifications. Operates as a single master device.

Communication mode : Master transmitter /master receiver

Transmission Speed : 100kbps (Standard mode) / 400kbps (Fast mode)

Addressing format : 7 bit / 10 bit

Data buffer : 1 Byte(1step)

Communication Voltage : 2.7V to 3.3V

GPIO

42-bits parallel port (four 8-bit ports and one 10-bit port).

PIOA[7:0]	Combination port	UART
PIOB[7:0]	Combination port	DMAC, UART (uPLAT-7B),
PIOC[7:0]	Combination port	PWM, XA[23:19], XWR
PIOD[7:0]	Combination port	DRAM control signal etc.
PIOE[9:0]	Combination port	SSIO, I2C, External interrupt signal

- (1) Input/output selectable at bit level.
- (2) Each bit can be used as an interrupt source.
- (3) Interrupt mask and interrupt polarity can be set for all bits.
- (4) The ports are configured as input, immediately after reset.
- (5) Primary/secondary function of each port can be set independently.

AD Converter

Successive approximation type AD converter.

- (1) 10 bits × 4 channels
- (2) Sample hold function
- (3) Scan mode and select mode are supported
- (4) Interrupt is generated after completion of conversion.
- (5) Conversion time: 5 μs minimum.

DMAC

Two channels of direct memory access controller which transfers data between memory and memory, between I/O and memory and between I/O and I/O.

- (1) Number of channels: 2 channels
- (2) Channel priority level: Fixed mode
Channel priority level is always fixed (channel 0 > 1).
Round-robin
Priority level of the channel requested for transfer is kept lowest.
- (3) Maximum number of transfers: 65,536 times (64K times)
- (4) Data transfer size: Byte (8 bits), half-word (16 bits), word (32 bits)
- (5) Bus request system: Cycle steal mode
Bus request signal is asserted for each DMA transfer cycle.
Burst mode
Bus request signal is asserted until all transfers of transfer cycles are complete.
- (6) DMA transfer request: Software request
By setting the software transfer request bit inside DMAC, the CPU starts DMA transfer.
External request
DMA transfer is started by external request allocated to each channel.
- (7) Interrupt request: Interrupt request is generated to CPU after the end of DMA transfers for the set number of transfer cycles or after occurrence of error.
Interrupt request signal is output separately for each channel.
Interrupt request signal output can be masked for each channel.

External memory controller

Controls access of externally connected devices such as ROM (FLASH), SRAM, SDRAM (EDO DRAM), IO devices.

- (1) ROM (FLASH) access function: 1 bank
 - Supports 16-bit devices
 - Supports FLASH memory : Byte write (can be written only by IF equivalent to SRAM).
 - Configurable access timing.
- (2) SRAM access function : 1 bank
 - Supports 16-bit devices
 - Supports asynchronous SRAM
 - Configurable access timing.
- (3) DRAM access function : 1 bank
 - Supports 16-bit device
 - Supports EDO/SDRAM : Simultaneous connections to EDO-DRAM and SDRAM cannot be made.
 - Configurable access timing.
- (4) External IO access function : 2 banks
 - Supports 8-bit/16-bit access : Independent configuration for each bank
 - Each bank has two chip selects: XIOCS_N[3:0]
 - Supports external wait input : XWAIT
 - Access Timing configurable for each bank independently

Power Management

HALT, STANDBY, clock gear, clock control functions are supported as power save functions.

- (1) HALT mode
 - HALT object
 - CPU, internal RAM, AHB bus control
 - HALT mode setting: Set by the system control register.
 - Exit HALT mode due to: Reset, interrupt
- (2) STANDBY mode
 - Stops the clock of entire LSI.
 - STANDBY mode setting: Specified by the system control register.
 - Exit STANDBY mode due to: Reset, external interrupt (other than EFIQ_N)
- (3) Clock gear
 - This LSI has two clock systems, HCLK and CCLK. Configure HCLK and CCLK frequency.
 - HCLK: CPU, bus control, synchronous serial interface, I2C.
 - CCLK: Timers, PWM, UART, AD converter, etc.
- (4) Clock control by each function unit
 - AD converter, PWM, Timers, DRAMC, DMAC, UART (FIFO), UART, Synchronous SIO, I2C.

ABSOLUTE MAXIMUM RATINGS *1

Item	Symbol	Conditions	Rating	Unit
Digital power supply voltage (core)	V _{DD_CORE}	GND = AGND = 0 V PLL GND = 0 V Ta = 25°C	−0.3 to +3.6	V
Digital power supply voltage (I/O)	V _{DD_IO}		−0.3 to +4.6	
PLL power supply voltage	V _{DD_PLL}		−0.3 to +3.6	
Input voltage	V _I		−0.3 to V _{DD_IO} +0.3	
Output voltage	V _O		−0.3 to V _{DD_IO} +0.3	
Analog power supply voltage	AV _{DD}		−0.3 to V _{DD_IO} +0.3	
Analog reference voltage	V _{REF}		−0.3 to V _{DD_IO} +0.3 and −0.3 to AV _{DD} +0.3	
Analog input voltage	V _{AI}		−0.3 to V _{REF}	
Input current	I _I		−10 to +10	mA
Output current ^{*2}	I _O		−20 to +20	
Output current ^{*3}		−30 to +30		
Power losses (LFBGA)	P _D	Ta = 85°C per package	680	mW
Power losses (LQFP)		1000		
Storage temperature	T _{STG}	—	−50 to +150	°C

Note

- These are maximum ratings not for general operation. Exceeding these maximum ratings could cause damage or lead to permanent deterioration of the device.
- All output pins except XA[15:0]
- XA[15:0]

OPERATING CONDITIONS

(GND = 0 V)

Item	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Digital power supply voltage (core)	V_{DD_CORE}	$V_{DD_IO} \geq V_{DD_CORE}$	2.25	2.5	2.75	V
Digital power supply voltage (I/O)	V_{DD_IO}		3.0	3.3	3.6	
PLL power supply voltage	V_{DD_PLL}	$V_{DD_PLL} = V_{DD_CORE}$	2.25	2.5	2.75	
Analog power supply voltage	AV_{DD}	$AV_{DD} = V_{DD_IO}$	3.0	3.3	3.6	
Analog reference voltage	V_{REF}	$V_{REF} = AV_{DD} = V_{DD_IO}$	3.0	3.3	3.6	
Operating frequency *1	f_{OP}	$V_{DD_CORE} = 2.25$ to 2.75 $V_{DD_IO} = 3.0$ to 3.6	1 *2	—	60	MHz
Ambient temperature	T_a	—	-40	25	85	$^\circ\text{C}$

Note

- Oscillator frequencies between 5 MHz and 14 MHz.
- Minimum of 2.56 MHz for external SDRAM. Minimum of 6.4 MHz for external EDO DRAM. Minimum of 2 MHz for analog-to-digital converter.

ELECTRICAL CHARACTERISTICS

DC Characteristics

 $(V_{DD_CORE} = 2.25 \text{ to } 2.75\text{V}, V_{DD_IO} = 3.0 \text{ to } 3.6\text{V}, T_a = -40 \text{ to } +85^\circ\text{C})$

Item	Symbol	Conditions	Minimum	Typical	Maximum	Unit
High level input voltage	V_{IH}	—	$V_{DD_IO} \times 0.8$	—	$V_{DD_IO} + 0.3$	V
Low level input voltage	V_{IL}		−0.3	—	$V_{DD_IO} \times 0.2$	
Schmitt input buffer threshold voltage	V_{T+}		—	1.6	2.1	
	V_{T-}		0.7	1.1	—	
	V_{HYS}		0.4	0.5	—	
High level output voltage	V_{OH}	$I_{OH} = -100 \mu\text{A}$	$V_{DD} - 0.2$	—	—	
High level output voltage * ¹		$I_{OH} = -4 \text{ mA}$	2.35	—	—	
High level output voltage * ²		$I_{OH} = -6 \text{ mA}$	2.35	—	—	
Low level output voltage	V_{OL}	$I_{OL} = 100 \mu\text{A}$	—	—	0.2	
Low level output voltage * ¹		$I_{OL} = 4 \text{ mA}$	—	—	0.45	
Low level output voltage * ²		$I_{OL} = 6 \text{ mA}$	—	—	0.45	
Input leak current * ³	I_{IH}/I_{IL}	$V_I = 0 \text{ V}/V_{DD_IO}$	−50	—	50	μA
Input leak current * ⁴	I_{IL}	$V_I = 0 \text{ V}$ Pull-up resistance of 50 k Ω	−200	−66	−10	
Input leak current * ⁵	I_{IH}	$V_I = V_{DD_IO} \text{ V}$ Pull-down resistance of 50 k Ω	10	66	200	
Input leak current * ⁶	I_I	$V_I = AV_{DD} / 0 \text{ V}$	−5	—	5	
Output leak current	I_{LO}	$V_O = 0 \text{ V}/V_{DD_IO}$	−50	—	50	
Input pin capacitance	C_I	—	—	6	—	pF
Output pin capacitance	C_O	—	—	9	—	
I/O pin capacitance	C_{IO}	—	—	10	—	
Analog reference power supply current	I_{REF}	Analog-to-digital converter operative * ⁷	—	320	650	μA
		Analog-to-digital converter stopped	—	1	2	
Current consumption (STANDBY)	I_{DD_CORE}	$T_a = 25^\circ\text{C}$ * ⁸	—	20	150	mA
	I_{DD_IO}		—	10	40	
Current consumption (HALT) * ⁹	I_{DDH_CORE}	$f_{OP} = 60 \text{ MHz}$ $CL = 30 \text{ pF}$	—	37	55	
	I_{DDH_IO}		—	6	10	
Current consumption (RUN) * ¹⁰	I_{DD_CORE}		—	75	120	
	I_{DD_IO}		—	17	25	

Notes

1. All output pins except XA[15:0]
2. XA[15:0]
3. All input pins except RESET_N, TDI, TMS, JSEL, and FWR
4. RESET_N, TDI, and TMS pins with 50 k Ω pull-up resistance
5. JSEL, FWR pins with 50 k Ω pull-down resistance
6. Analog input pins (AIN0 to AIN3)
7. Analog-to-Digital Converter operation ratio is 20%
8. VDD_IO or 0 V for input ports; no load for other pins
9. DRAM controller blocks stopped by DRAE_N pin settings
10. Cacheable setting and External ROM used

Analog-to-Digital Converter Characteristics
 $(V_{DD_CORE} = 2.50\text{ V}, V_{DD_IO} = 3.3\text{ V}, T_a = 25^\circ\text{C})$



Item	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Resolution	n	—	—	—	10	bit
Linearity error	E_L	Analog input source impedance $R_i \leq 1\text{ k}\Omega$	—	± 3	—	LSB
Differential linearity error	E_D		—	± 3	—	
Zero scale error	E_{ZS}		—	± 3	—	
Full scale error	E_{FS}		—	± 3	—	
Conversion time	t_{CONV}	—	5	—	—	μs
Throughput	—	—	10	—	200	kHz

Notes: V_{DD_IO} and AV_{DD} should be supplied separately

• Definition of Terms

- (1) Resolution: Minimum input analog value recognized. For 10-bit resolution, this is $(V_{REF} - \text{Aground}) \div 1024$.
- (2) Linearity error: Difference between the theoretical and actual conversion characteristics. (Note that it does not include quantization error.) The theoretical conversion characteristic divides the voltage range between V_{REF} and AGND into 1024 equal steps.
- (3) Differential linearity error: Difference between the theoretical and actual input voltage change producing a 1-bit change in the digital output anywhere within the conversion range. This is an indicator of conversion characteristic smoothness. The theoretical value is $(V_{REF} - \text{Aground}) \div 1024$.
- (4) Zero scale error: Difference between the theoretical and actual conversion characteristics at the point where the digital output switches from “0x000” to “0x001.”
- (5) Full scale error: Difference between the theoretical and actual conversion characteristics at the point where the digital output switches from “0x3FE” to “0x3FF.”

PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact ROHM's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

Document No.	Date	Page		Description
		Previous Edition	Current Edition	
PEDL675001-01	Feb.17, 2003	—	—	Preliminary edition 1
FEDL675001-01	Dec.15, 2003	—	—	Final edition 1
FEDL675001-02	Mar. 13.2008	3	3	Replacement in BLOCK DIAGRAM.
		6	6	Corrected "-" to "O" at the I/O column of LQFP PIN No.1 in LIST OF PINS
		10	10	Added the table of Clock mode settings to the Description column of "CLKMD [1:0]" in the PIN DESCRIPTION.
		13	13	Corrected "-" to "Positive" at Logic column of PIN NAME "SCL" in the PIN DESCRIPTION.
		19	19	Divided one sentence of Note in OPERATING CONDITIONS into two sentence of "*1" and "*2".
		20	20	Added the case of "IOH = 6 mA" on conditions with High level output voltage in the table of DC characteristics. Corrected "-73" of the Typical Value of "Input leak current *4 (IIL)" to "-66". Added the specification in the case of "Pull-down resistance of 50 kΩ" to the specification of Input leak current in the table of DC characteristics. Changed the note *3, *4 of DC characteristics. Added "JSEL, FWR pins with 50 kΩ pull-down resistance" to notes *5 of DC characteristics.
FEDL675001-03	Apr. 1.2014	All	All	Changed header
		1,3,10,14, 17,18	1,3,10,14, 17,18	Deleted the ML67Q5002 and ML67Q5003
		2,22	2,21	Deleted the following package. - 144-pin plastic LQFP (LQFP144-P-2020-0.50) Added the following package. - 144-pin plastic LQFP144-P-2020-0.50-SK

NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2003 - 2014 LAPIS Semiconductor Co., Ltd.