

ML675001

32-bit ARM-Based General-Purpose Microcontroller

GENERAL DESCRIPTION

The ML675001 microcontroller (MCU) is the members of an extensive and growing family of 32-bit ARM®-based standard products for general-purpose applications that require 32-bit CPU performance and low cost afforded by MCU integrated features.

ML675001 provide 8KB unified cache memory, built-in 32Kbyte SRAM, built-in 4Kbyte boot ROM, and a host of other useful peripherals such as auto-reload timers, watchdog timer (WDT), pulse-width modulators (PWM), A-to-D converter, expanded UARTs, synchronous serial port, I2C serial interface, GPIOs, DMA controller, external memory controller, and boundary scan capability. The ML675001 is pin-to-pin compatible with each other, and is pin-to-pin compatible with ML674001 for easy performance updates.

LAPIS Semiconductor's ML675K Family MCUs are capable of executing both the 32-bit ARM instruction set for high-performance applications as well as the 16-bit Thumb[®] instruction set for high code-density, power-efficient applications. With an ARM7TDMI[®] core operating at 60 MHz maximum frequency, ARM ThumbTM capabilities, and robust feature sets, the ML675001 Series MCUs are suitable for an array of applications including high performance industrial controllers and instrumentation, telecom, PC peripherals, security/surveillance, test equipment, and a variety of consumer electronics devices.

The ARM7TDMI® Advantage

LAPIS Semiconductor's ML675K Family of low-cost ARM-based MCUs offers system designers a bridge from 8- and 16-bit proprietary MCU architectures to ARM's higher-performance, affordable, widely-accepted industry standard architecture and its industry-wide support infrastructure. The ARM industry infrastructure offers the system developers many advantages including software compatibility, many ready-to-use software applications, large choices among hardware and software development tools. These ARM-based advantages allow LAPIS Semiconductor's customers to better leverage engineering resources, lower development costs, minimize project risks, and reduce their product time to market. In addition, migration of a design with an LAPIS Semiconductor standard MCU to an LAPIS Semiconductor custom solution is easily facilitated with its award-winning uPLATTM product development architecture.

FEATURES

• CPU

32-bit RISC CPU (ARM7TDMI)

32-bit instructions (ARM Instructions) and 16-bit instructions (Thumb Instructions) mixed General purpose registers: 31×32 bits

Built-in Barrel shifter and multiplier (32 bit x 8 bit, Modified Booth's Algorithm)

Little endian

Built-in debug function

Cache memory

8KB unified memory 4 way set-associative

• Internal memory

RAM 32KB (32-bit access) FLASH (16-bit access)

ML675001 : ROM-less version

ARM



• External memory controller

ROM (FLASH): 16 Mbytes

SRAM: 16 Mbytes

DRAM: 64 Mbytes (SDRAM and EDO-DRAM support)
External IO devices: 16 Mbytes x 2 banks, 4 Chip select pins
Wait control input signal for each bank

Independent programmable wait settings for each bank

• Interrupt controller

28 sources: 23 internals and 5 externals (IRQ: 4, FIQ: 1)

• DMA controller

2 channels: Dual address mode, cycle steal and burst tranfer mode

• Timer

1 channel: 16-bit auto reload for operating system 6 channels: 16-bit auto reload for application

1 channel: 16 bit watchdog timer

• Serial interface

1 channel: UART

1 channel: UART with 16-byte FIFO

1 channel: synchronous 1 channel: I2C (single master)

• Parallel I/O Port

4 ports x 8 bits (bitwise input/output settings) 1 port x 10 bit (bitwise input/output settings)

• PWM

2 channels x 16 bits

• Analog-to-Digital Converter

4 channels x 10 bits

• Power down mechanism

Standby (all clock stop) and Halt (clock stop by each function block) Clock gear (selectable 1/1, 1/2, 1/4, 1/8, 1/16, 1/32 base clock frequency)

• JTAG interface

Connectable to JTAG ICE

• Power supply voltage

Core section: 2.25 V to 2.75 V IO section: 3.0 V to 3.6 V PLL section: 2.25 V to 2.75 V Analog section: 3.0 V to 3.6 V

• Operating frequency

1-60 MHz

• Operating temperature (ambient temperature)


-40°C to +85°C

• Package

144-pin plastic LQFP (LQFP144-P-2020-0.50-SK) 144-pin plastic LFBGA (P-LFBGA144-1111-0.80)



BLOCK DIAGRAM





PIN CONFIGURATION (TOP VIEW)

144-Pin Plastic LFBGA

	13	12	11	10	9	8	7	6	5	4	3	2	1
N	PIOD[6]/ XDQM[1]	XIOCS_ N[3]	XIOCS_ N[1]	XRAMC S_N	XBWE_ N[0]	XOE_N	PIOC[4]/ XA[21]	XA[16]	XA[14]	XA[11]	XA[9]	XA[7]	XA[6]
M	PIOD[7]/ XDQM[0]	XIOCS_ N[2]	XIOCS_ N[0]	XWE_N	PIOC[7]/ XWR	PIOC[6]/ XA[23]	PIOC[2]/ XA[19]	XA[17]	XA[15]	XA[13]	XA[10]	XA[4]	XA[5]
L	PIOB[1]/ DREQC LR[0]	PIOB[2]/ DREQ[1]	PIOB[0]/ DREQ[0]	XROMC S_N	XBWE_ N[1]	PIOC[5]/ XA[22]	PIOC[3]/ XA[20]	XA[18]	XA[12]	VDD_IO	XA[8]	XA[2]	GND
K	PIOB[3]/ DREQC LR[1]		VDD_IO	GND	VDD_IO	VDD_C ORE	VDD_IO	GND	XA[3]	XA[0]	XD[13]	XA[1]	
J	PIOC[0]/ PWMOU T[0]	GND		PIOC[1]/ PWMOU T[1]						VDD_IO	XD[15]	XD[11]	XD[14]
Н	XBS_N[0]	XBS_N[1]	PIOD[0]/ XWAIT	VDD_C ORE						VDD_C ORE	XD[10]	NC	XD[12]
G	PIOD[2]/ XRAS_N	PIOD[1]/ XCAS_N	VDD_IO	GND		•	oin LF OP VIE			VDD_IO	XD[8]	CLKMD1	XD[9]
F	BSEL[1]	PIOD[5]/ XSDCK E	PIOD[3]/ XSDCLK	PIOD[4]/ XSDCS_ N						GND	XD[7]	XD[6]	XD[5]
Ε	PIOE[7]/ EXINT[2]	BSEL[0]		PIOE[5]/ EXINT[0]						GND	XD[2]	CLKMD0	XD[4]
D	PIOE[0]/ SCLK	PIOE[6]/ EXINT[1]	PIOE[9]/ EFIQ_N	PIOE[2]/ SDO	OSC1_N	PIOA[1]/ SOUT	AIN[0]	VREFN	VDD_IO	GND	VDD_IO	XD[3]	XD[1]
С	TDI	PIOE[1]/ SDI	ско	TMS	CKOE_ N	AVDD	AIN[1]	AIN[3]	VDD_C ORE	PIOA[5]/ DTR	FWR	XD[0]	RESET_ N
В	nTRST	TDO	TCK	GND	VDD_IO	PIOA[0]/ SIN	VREFP	AGND	GND	PIOA[3]/ DSR	PIOA[7]/ RI	PIOE[4]/ SCL	PIOB[7]/ SRXD
Α	PLLVDD	PLLGND	JSEL	DRAME _N	OSC0	TEST	AIN[2]	PIOA[2]/ CTS	PIOA[4]/ DCD	PIOA[6]/ RTS	PIOE[3]/ SDA	PIOB[6]/ STXD	TEST1
	13	12	11	10	9	8	7	6	5	4	3	2	1

NC pins are electrically unconnected in the package. NC pins can be connected to Vdd or GND. Notes:



144-Pin Plastic LQFP

```
DREQ[0]

XDQM[0]/XCAS_N[0]

XDQM[1]/XCAS_N[1]
                                                                                                                                                                                                                                                                                                                                                                                                                                           TCOUT[1]
TCOUT[0]
DREQCLR[1]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               DREQCLR[0]
                                                                                                                                                                                                                                                                                                                                                                                                                        PWMOUT[1]
PWMOUT[0]
                                                                                                                                                                                    SDO
SDI
SCLIK
EFIQ_N
EXINT[3]
EXINT[2]
EXINT[1]
                                                                                                                                                                                                                                                                                            XSDCKE
XSDCS_N
XSDCLK
XRAS_N
                                                                                                                                                                                                                                                                                                                                                                                                                                                                            DREQ[1]
                                                                                                                                                                                                                                                                                                                                                         XCAS_N
                                                                                                                                                                                                                                                                                                                                                                  XWAIT
                                                                                                                                                                                                                                                                                                                                          GND
PIOD[1]
PIOD[0]
VDD_CORE
KBS_N[1]
BS_N[0]
                                                                                                                                                                                                                                                                                          PIOD[5]
PIOD[4]
PIOD[3]
PIOD[2]
VDD_IO
                                                                                                                                                                                                                                                                                                                                                                                       XBS_N[1]
XBS_N[0]
GND
PIOC[1]
PIOC[0]
PIOB[5]
                                                                                                                                                                                                       PIOE[0]
PIOE[9]
PIOE[8]
PIOE[7]
PIOE[6]
PIOE[5]
BSEL[1]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                PIOB[3]
PIOB[2]
VDD_IO
PIOB[1]
 (Secondary
                                                               (Primary
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                (Primary
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             (Secondary
                                                                                                                                                       50 1 1 0 2 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0 5 1 1 0
                                                               function)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               function)
xIOCS_N[3]
 function)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            function)
                                                                                                                                 109
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     72
                                                               PLLGND
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   71
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XIOCS_N[2]
                                                                                                                                 110
                                                              CKO
                                                                                                                                 111
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XIOCS_N[1]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   70
69
68
67
66
65
64
63
62
                                                              JSEL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               GND
                                                                                                                                 112
                                                               TMS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                XIOCS_N[0]
                                                                                                                                 113
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XRAMCS_N
XROMCS_N
                                                               TCK
                                                                                                                                 114
                                                               DRAME_N
                                                                                                                                 115
                                                               CKOE_N
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XBWE_N[1]
                                                                                                                                 116
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XBWE_N[0]
                                                              GND
                                                                                                                                 117
                                                               osco
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XWE_N
                                                                                                                                 118
                                                               OSC1_N
                                                                                                                                 119
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               VDD_IO
                                                              VDD IO
                                                                                                                                 120
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   61
60
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XOE N
                                                               TEST
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               PIOC[7]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       XWR
                                                                                                                                 121
 SIN
                                                              PIOA[0]
                                                                                                                                 122
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               PIOC[6]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      XA[23]
                                                                                                                                                                                                                                                                                             144pin LQFP
                                                              PIOA[1]
                                                                                                                                123
124
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               VDD CORE
SOUT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   58
57
56
55
54
53
52
51
50
49
48
47
46
43
42
41
40
39
38
37
                                                                AVDD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               PIOC[5]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       XA[22]
                                                                                                                                                                                                                                                                                                  (TOP VIEW)
                                                               VREFP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               PIOC[4]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      XA[21]
                                                              AIN[0]
                                                                                                                                126
127
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               PIOC[3]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      XA[20]
                                                               AIN[1]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                VDD_IO
                                                               AIN[2]
                                                                                                                                 128
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               PIOC[2]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      XA[19]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XA[18]
                                                               AIN[3]
                                                                                                                                129
130
                                                                VREFN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               GND
                                                               AGND
                                                                                                                                 131
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XA[17]
                                                              GND
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XA[16]
                                                                                                                                132
 CTS
                                                               PIOA[2]
                                                                                                                                 133
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XA[15]
                                                               VDD IO
                                                                                                                                 134
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               GND
                                                              PIOA[3]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XA[14]
DSR
                                                                                                                                135
                                                              PIOA[4]
                                                                                                                                 136
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XA[13]
                                                               VDD_CORE
                                                                                                                                 137
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XA[12]
                                                               PIOA[5]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XA[11]
DTR
                                                                                                                                 138
 RTS
                                                               PIOA[6]
                                                                                                                                 139
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XA[10]
RI
                                                               PIOA[7]
                                                                                                                                140
141
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               VDD IO
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XA[9]
                                                               GND
 SDA
                                                               PIOE[3]
                                                                                                                                142
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XA[8]
 SCL
                                                               PIOE[4]
                                                                                                                                 143
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XA[7]
                                                               PIOB[6]
 STXD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               XA[6]
                                                                                                                                 144
                                                                                                                                                           1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
                                                                                                                               (Primary function)
TEGET1
TEGET1
TEGET1
FWR
RESET_N
VDD_IO
XD[1]
XD[1]
XD[2]
XD[3]
XD[4]
XD[4]
XD[4]
XD[6]
GND
CLKMD0
CLKMD1
XD[6]
GND
CLKMD1
XD[6]
GND
XD[1]
XD[6]
XD[6]
XD[6]
XD[6]
XD[6]
XD[6]
XD[6]
XD[1]
XD[1
                                                                                                                               (Secondary function)
```

NC pins are electrically unconnected in the package. Notes: NC pins can be connected to Vdd or GND.

SRXD



LIST OF PINS

Pi	Pin		Pri	imary Function	S	econda	ry Function
LQFP	BGA	Symbol	I/O	Description	Symbol	I/O	Description
1	A1	TEST1	I	Test mode input	_	1 —	·
2	B1	PIOB[7]	I/O	General port (with interrupt	SRXD	I	SIO receive signal
_			_	function)			
3	C3	FWR	l	Test mode inout	_		
4	C1	RESET_N	<u> </u>	Reset input		<u> </u>	
5	D3	VDD_IO	VDD	IO power supply	_		
6	C2	XD[0]	I/O	External data bus		 -	
7	D1	XD[1]	I/O	External data bus		 -	
8	E3	XD[2]	I/O	External data bus	_		
9	D2	XD[3]	I/O	External data bus	_		
10	E1	XD[4]	1/0	External data bus	_		
11	E4	GND	GND	GND	_		
12	E2	CLKMD0	1	Clock mode input	_		
13	F1	XD[5]	1/0	External data bus	_		
14	F2	XD[6]	1/0	External data bus	_		
15	F4	GND	GND	GND	_		
16	F3	XD[7]	I/O	External data bus	_		
17	G2	CLKMD1	<u> </u>	Clock mode input	_		
18	G4	VDD_IO	VDD	I/O power supply	_		
19	G3	XD[8]	I/O	External data bus	_		
20	G1	XD[9]	I/O	External data bus		 -	
21	H3	XD[10]	I/O	External data bus		 -	
22	H4	VDD_CORE	VDD	CORE power supply		 -	
23	H2	NC	_	NC			
24	J2	XD[11]	I/O	External data bus			
25	H1	XD[12]	I/O	External data bus			
26	J4	VDD_IO	VDD	I/O power supply		 -	
27	K2	XD[13]	I/O	External data bus	_		
28	J1	XD[14]	I/O	External data bus	_		
29	J3	XD[15]	I/O	External data bus	_		
30	K3	XA[0]	0	External address output	_		
31	K1	XA[1]	0	External address output	<u>—</u> -		
32	L2	XA[2]	0	External address output	_		
33	K4	XA[3]	0	External address output	_		
34	L1	GND	GND	GND	_	+-	
35	M2	XA[4]	0	External address output	_	+-	
36	M1	XA[5]	0	External address output	_	+-	
37	N1	XA[6]	0	External address output	_	+-	
38	N2	XA[7]	0	External address output	_	+-	
39	L3	XA[8]	0	External address output	_	+-	
40	N3	XA[9]	0	External address output	_	+-	
41	L4	VDD_IO	VDD	I/O power supply	_	+-	
42	M3	XA[10]	0	External address output	_	+-	
43	N4	XA[11]	0	External address output	_	+-	
44	L5	XA[12]	0	External address output	_	 -	
45	M4	XA[13]	0	External address output	_		
46	N5	XA[14]	0	External address output		+-	
47	K5	GND	GND	GND		+-	
48	M5	XA[15]	0	External address output	_	+-	
49	N6	XA[16]	0	External address output	<u> </u>	<u> </u>	



LOFP BGA Symbol I/O Description Symbol I/O Description	Pi	in	<u> </u>	Primary Function		90	conda	v Function
50			Sumbal		1			
51		.			· · · · · · · · · · · · · · · · · · ·	Symbol	1/0	Description
52						_	_	
S3					1	_	_	
		+				— VA[40]		C. tamanlandanan
55 L7	53	IVI /	PIOC[2]	1/0		XA[19]	O	
Function	54	K7	VDD_IO	VDD	I/O power supply	_	_	
Function	55	L7	PIOC[3]	I/O		XA[20]	0	
57 L8 PIOC[5] I/O General port (with interrupt function) XA[22] O External address output 58 K8 VDD_CORE VDD CORE power supply — — 59 M8 PIOC[6] I/O General port (with interrupt function) XA[23] O External address output 60 M9 PIOC[7] I/O General port (with interrupt function) XWR O Transfer direction of external bus 61 N8 XOE_N O Output enable (excluding SDRAM) — — — 62 K9 VDD_IO VDD I/O power supply — — — 63 M10 XWE_N O Write enable — — — 64 N9 XBWE_N[1] O Byte write enable (LSB) — — — 65 L9 XBWE_N[1] O Byte write enable (MSB) — — — 66 L10 XRAMCS_N O External RAM chip	56	N7	PIOC[4]	I/O		XA[21]	0	
59 M8 PIOC[6] I/O General port (with interrupt function) XA[23] O External address output 60 M9 PIOC[7] I/O General port (with interrupt function) XWR O Transfer direction of external bus 61 N8 XOE_N O Output enable (excluding SDRAM) — — 62 K9 VDD_IO VDD I/O power supply — — — 63 M10 XWE N O Write enable — — — 64 N9 XBWE NI0 O Byte write enable (MSB) — — — 65 L9 XBWE NI0 O Byte write enable (MSB) — — — 66 L10 XROMCS N O External RAM chip select — — — 67 N10 XRAMCS N O External RAM chip select — — — 68 M11 XIOCS N[2] O IO chip select 1 — — <t< td=""><td>57</td><td>L8</td><td>PIOC[5]</td><td>I/O</td><td></td><td>XA[22]</td><td>0</td><td></td></t<>	57	L8	PIOC[5]	I/O		XA[22]	0	
59 M8 PIOC[6] I/O General port (with interrupt function) XA[23] O External address output 60 M9 PIOC[7] I/O General port (with interrupt function) XWR O Transfer direction of external bus 61 N8 XOE_N O Output enable (excluding SDRAM) — — 62 K9 VDD_IO VDD I/O power supply — — — 63 M10 XWE N O Write enable — — — 64 N9 XBWE NI0 O Byte write enable (MSB) — — — 65 L9 XBWE NI0 O Byte write enable (MSB) — — — 66 L10 XROMCS N O External RAM chip select — — — 67 N10 XRAMCS N O External RAM chip select — — — 68 M11 XIOCS N[2] O IO chip select 1 — — <t< td=""><td>58</td><td>K8</td><td>VDD CORE</td><td>VDD</td><td>CORE power supply</td><td>_</td><td>_</td><td></td></t<>	58	K8	VDD CORE	VDD	CORE power supply	_	_	
M9	59	M8	PIOC[6]	I/O	General port (with interrupt	XA[23]	0	
61	60	M9	PIOC[7]	I/O		XWR	0	Transfer direction of
62	61	N8	XOE_N	0	Output enable (excluding	_	_	
M10	62	K9	VDD IO	VDD	,	_	_	
Section Sect			_			_		
65			_			_		
Company Comp					i -			
67 N10 XRAMCS_N O External RAM chip select — — — 68 M11 XIOCS_N[0] O IO chip select 0 — — 69 K10 GND GND — — 70 N11 XIOCS_N[1] O IO chip select 1 — — 71 M12 XIOCS_N[2] O IO chip select 2 — — 72 N12 XIOCS_N[3] O IO chip select 3 — — 73 N13 PIOD[6] I/O General port (with interrupt function) XDQM[1]/XCA Solf (MSB) O INPUT/OUTPUT mask/CAS (MSB) 74 M13 PIOD[7] I/O General port (with interrupt function) DREQ[0] I DMA request signal (CH0) 75 L11 PIOB[0] I/O General port (with interrupt function) DREQCLR[0] O DREQ Clear Signal (CH0) 76 L13 PIOB[2] I/O General port (with interrupt function) DREQ[1] I DMA request		+			i • · · · · · · · · · · · · · · · · · ·	_		
68 M11 XIOCS N[0] O IO chip select 0 — D DRD DRD DRD					i	_		
69		+			i	_		
70 N11 XIOCS_N[1] O IO chip select 1 — — — 71 M12 XIOCS_N[2] O IO chip select 2 — — — 72 N12 XIOCS_N[3] O IO chip select 3 — — — 73 N13 PIOD[6] I/O General port (with interrupt function) XDQM[1]/XCA S. N[1] O INPUT/OUTPUT mask/CAS (MSB) 74 M13 PIOD[7] I/O General port (with interrupt function) XDQM[0]/XCA S. N[0] O INPUT/OUTPUT mask/CAS (MSB) 75 L11 PIOB[0] I/O General port (with interrupt function) DREQ[0] I DMA request signal (CHO) 76 L13 PIOB[1] I/O General port (with interrupt function) DREQCLR[0] O DREQ Clear Signal (CHO) 77 K11 VDD_IO VDD I/O general port (with interrupt function) DREQ[1] I DMA request signal (CHO) 79 K13 PIOB[3] I/O General port (with interrupt function) DREQ[1] O </td <td></td> <td></td> <td></td> <td></td> <td>i .</td> <td>_</td> <td></td> <td></td>					i .	_		
71 M12 XIOCS_N[2] O IO chip select 2 — — — 72 N12 XIOCS_N[3] O IO chip select 3 — — 73 N13 PIOD[6] I/O General port (with interrupt function) XDQM[1]/XCA S. (MSB) INPUT/OUTPUT mask/CAS (MSB) 74 M13 PIOD[7] I/O General port (with interrupt function) XDQM[0]/XCA S. (MSB) O INPUT/OUTPUT mask/CAS (MSB) 75 L11 PIOB[0] I/O General port (with interrupt function) DREQ[0] I DMA request signal (CH0) 76 L13 PIOB[1] I/O General port (with interrupt function) DREQCLR[0] O DREQ Clear Signal (CH0) 77 K11 VDD_IO VDD I/O power supply — — 78 L12 PIOB[2] I/O General port (with interrupt function) DREQ[1] I DMA request signal (CH1) 79 K13 PIOB[3] I/O General port (with interrupt function) DREQCLR[1] O DREQ Clear Signal (CH1) 80 J11 PIOB[4] I/O General port (with interrupt f								
N12 XIOCS_N[3] O IO chip select 3		+			· · ·	_		
N13								
Function S N[1] mask/CAS (MSB)		+			,	XDOM[1]/XCA		INDUT/OUTPUT
Function S_N[0] mask/CAS (LSB)					function)	S_N[1]		mask/CAS (MSB)
function) CH0 Function CH0 Function CH0 Function Function Function CH0 Function CH0 Function CH0 Function CH0 C					function)	S_N[0]	0	mask/CAS (LSB)
function) Function Function				I/O	function)		I	(CH0)
78L12PIOB[2]I/OGeneral port (with interrupt function)DREQ[1]IDMA request signal (CH1)79K13PIOB[3]I/OGeneral port (with interrupt function)DREQCLR[1]ODREQ Clear Signal (CH1)80J11PIOB[4]I/OGeneral port (with interrupt function)TCOUT[0]ODMAC Terminal Count (CH0)81K12PIOB[5]I/OGeneral port (with interrupt function)TCOUT[1]ODMAC Terminal Count (CH1)82J13PIOC[0]I/OGeneral port (with interrupt function)PWMOUT[0]OPWM output (CH0)83J10PIOC[1]I/OGeneral port (with interrupt function)PWMOUT[1]OPWM output (CH1)84J12GNDGND——85H13XBS_N[0]OExternal bus byte select (LSB)——	76	L13	PIOB[1]	I/O		DREQCLR[0]	0	
function) K13 PIOB[3] I/O General port (with interrupt function) B0 J11 PIOB[4] I/O General port (with interrupt function) K12 PIOB[5] I/O General port (with interrupt function) K13 PIOC[0] I/O General port (with interrupt function) K14 K15 PIOC[0] I/O General port (with interrupt function) K15 J16 PIOC[1] I/O General port (with interrupt function) K17 PIOC[1] I/O General port (with interrupt function) K18 J19 PIOC[1] I/O General port (with interrupt function) K19 PIOC[1] I/O General port (with interrupt function) K19 PIOC[1] I/O General port (with interrupt function) K20 J11 PIOC[1] I/O General port (with interrupt function) CH1) CH1) CH1) CH2) CH1) CH2) CH3) CH3) CH3) CH4) CH4) CH4) CH4) CH4) CH4) CH5) CH5) CH5) CH6) CH6) CH7) CH6) CH7) CH7) CH7) CH7) CH7) CH8) CH9) CH9) CH1) CH1) CH1) CH1) CH1) CH1) CH1) CH1) CH2) CH3) CH3) CH3) CH3) CH4) CH4) CH4) CH4) CH5) CH5) CH5) CH5) CH6) CH7) CH7) CH7) CH7) CH7) CH9) CH7) CH9) CH7) CH9) CH1) CH2) CH3) CH4) CH4) CH4) CH5) CH5) CH5) CH5) CH6) CH7) CH	77	K11	VDD_IO	VDD	I/O power supply	_	_	
Solution Function	78	L12	PIOB[2]	I/O		DREQ[1]	I	
80 J11 PIOB[4] I/O General port (with interrupt function) 81 K12 PIOB[5] I/O General port (with interrupt function) 82 J13 PIOC[0] I/O General port (with interrupt function) 83 J10 PIOC[1] I/O General port (with interrupt function) 84 J12 GND GND GND — — — — — — — — — — — — — — — — — — —	79	K13	PIOB[3]	I/O	General port (with interrupt	DREQCLR[1]	0	DREQ Clear Signal
81 K12 PIOB[5] I/O General port (with interrupt function) TCOUT[1] O DMAC Terminal Count (CH1) 82 J13 PIOC[0] I/O General port (with interrupt function) PWMOUT[0] O PWM output (CH0) 83 J10 PIOC[1] I/O General port (with interrupt function) PWMOUT[1] O PWM output (CH1) 84 J12 GND GND — — 85 H13 XBS_N[0] O External bus byte select (LSB) — —	80	J11	PIOB[4]	I/O	General port (with interrupt	TCOUT[0]	0	DMAC Terminal Count
82 J13 PIOC[0] I/O General port (with interrupt function) PWMOUT[0] O PWM output (CH0) 83 J10 PIOC[1] I/O General port (with interrupt function) PWMOUT[1] O PWM output (CH1) 84 J12 GND GND — — 85 H13 XBS_N[0] O External bus byte select (LSB) — —	81	K12	PIOB[5]	I/O	General port (with interrupt	TCOUT[1]	0	DMAC Terminal Count
83 J10 PIOC[1] I/O General port (with interrupt function) PWMOUT[1] O PWM output (CH1) 84 J12 GND GND — — 85 H13 XBS_N[0] O External bus byte select (LSB) — —	82	J13	PIOC[0]	I/O	General port (with interrupt	PWMOUT[0]	0	
84 J12 GND GND GND — — 85 H13 XBS_N[0] O External bus byte select (LSB) — —	83	J10	PIOC[1]	I/O	General port (with interrupt	PWMOUT[1]	0	PWM output (CH1)
85 H13 XBS_N[0] O External bus byte select (LSB) — —	84	J12	GND	GND	· · · · · · · · · · · · · · · · · · ·	_	_	
						_	_	
					i	_	_	



Pi	n		Pr	imary Function	9	econda	ry Function
LQFP	BGA	Symbol	1/0	Description	Symbol	I/O	Description
87	H10	VDD CORE	VDD	CORE power supply		-	Description
88	H11	PIOD[0]	I/O	General port (with interrupt function)	XWAIT	1	Wait input signal for I/O Banks
89	G12	PIOD[1]	I/O	General port (with interrupt function)	XCAS_N	0	Column address strobe (SDRAM)
90	G10	GND	GND	GND	_	_	
91	G11	VDD_IO	VDD	I/O power supply	_		
92	G13	PIOD[2]	I/O	General port (with interrupt function)	XRAS_N	0	Row address strobe (SDRAM/EDO-DRAM)
93	F11	PIOD[3]	I/O	General port (with interrupt function)	XSDCLK	0	Clock for SDRAM
94	F10	PIOD[4]	I/O	General port (with interrupt function)	XSDCS_N	0	Chip select for SDRAM
95	F12	PIOD[5]	I/O	General port (with interrupt function)	XSDCKE	0	Clock enable (SDRAM)
96	E12	BSEL[0]	I	Select boot device	_		
97	F13	BSEL[1]	I	Select boot device	_	_	
98	E10	PIOE[5]	I/O	General port (with interrupt function)	EXINT[0]	I	Interrupt input
99	D12	PIOE[6]	I/O	General port (with interrupt function)	EXINT[1]	I	Interrupt input
100	E13	PIOE[7]	I/O	General port (with interrupt function)	EXINT[2]	I	Interrupt input
101	E11	PIOE[8]	I/O	General port (with interrupt function)	EXINT[3]	I	Interrupt input
102	D11	PIOE[9]	I/O	General port (with interrupt function)	EFIQ_N	I	FIQ input
103	D13	PIOE[0]	I/O	General port (with interrupt function)	SCLK	I/O	SSIO clock
104	C12	PIOE[1]	I/O	General port (with interrupt function)	SDI	I	SSIO Serial Data In
105	D10	PIOE[2]	I/O	General port (with interrupt function)	SDO	0	SSIO Serial Data Out
106	C13	TDI	I	JTAG Data Input	_	_	
107	B12	TDO	0	JTAG data out			
108	B13	nTRST	I	JTAG reset	_	_	
109		PLLVDD		Power supply for PLL		_	
110	A12	PLLGND	GND	GND for PLL	_	_	
111	C11	CKO	0	Clock output	_	-	
112	A11	JSEL	<u> </u>	JTAG select	_	+-	
113	C10	TMS		JTAG mode select			
114	B11	TCK DRAME N		JTAG clock	_	_	
115	A10	_		DRAM enable	_	_	
116	C9	CKOE_N GND	CND	Clock out enable GND		_	
117 118	B10 A9	OSC0	GND	Oscillation input pin		_	
119	D9	OSC1_N	0	Oscillation output pin	_ _	_	
120	B9	VDD IO	VDD	IO power supply		+=	
121	A8	TEST	ו	Test mode input		+=	
122	B8	PIOA[0]	I/O	General port (with interrupt	SIN	1	UART Serial Data In
123	D8	PIOA[1]	I/O	function) General port (with interrupt	SOUT	0	UART Serial Data Out
404		A) (DD	\/DD	function)			
124	C8	AVDD	VDD	A/D CONVERTER power supply	_	_	



Pi	in		Pr	imary Function	Se	conda	ry Function
LQFP	BGA	Symbol	I/O	Description	Symbol	I/O	Description
125	В7	VREFP	I	A/D CONVERTER Reference voltage			
126	D7	AIN[0]	I	A/D CONVERTER analog input port		_	
127	C7	AIN[1]	I	A/D CONVERTER analog input port		1	
128	A7	AIN[2]	I	A/D CONVERTER analog input port		1	
129	C6	AIN[3]	I	A/D CONVERTER analog input port		_	
130	D6	VREFN	GND	A/D CONVERTER Reference GND	_	_	
131	B6	AGND	GND	A/D CONVERTER GND	_	_	
132	B5	GND	GND	GND	_	_	
133	A6	PIOA[2]	I/O	General port (with interrupt function)	CTS	I	UART Clear To Send
134	D5	VDD_IO	VDD	IO power supply	_		
135	B4	PIOA[3]	I/O	General port (with interrupt function)	DSR	I	UART Set Ready
136	A5	PIOA[4]	I/O	General port (with interrupt function)	DCD	I	UART Carrier Detect
137	C5	VDD_CORE	VDD	CORE power supply	_		
138	C4	PIOA[5]	I/O	General port (with interrupt function)	DTR	0	UART Data Terminal Ready
139	A4	PIOA[6]	I/O	General port (with interrupt function)	RTS	0	UART Request To Send
140	В3	PIOA[7]	I/O	General port (with interrupt function)	RI	Ι	UART Ring Indicator
141	D4	GND	GND	GND	_		
142	A3	PIOE[3]	I/O	General port (with interrupt function)	SDA	I/O	I2C Data In/Out
143	B2	PIOE[4]	I/O	General port (with interrupt function)	SCL	0	I2C Clock out
144	A2	PIOB[6]	I/O	General port (with interrupt function)	STXD	0	SIO send data output



PIN DESCRIPTION

Pin Name	I/O			Des	scription		Primary/ Secondary	Logic
System	•							
RESET_N	I	Reset input					_	Negative
BSEL[1:0]	I	0 1	BSEL ted devi	[0] Boot Prohibited External R Boot mode ice is ma	ROM e	BANK0 (0x0000_0000 -	_	Positive
CLKMD[1:0]	I	Clock mode PLL operating mode	esettings		Internal clock frequency multiplied	Note		Positive
		× 8 frequency mode	11	5 to 7.5 MHz	40 to 60 MHz			
		× 4 frequency mode	1 0	5 to 14 MHz	20 to 56 MHz		_	
		× 1 frequency mode	0 1	20 to 56 MHz	20 to 56 MHz	A crystal oscillator can not be connected. Supply an external clock.		
		Reserved	0 0	_	_	Setting prohibited		
OSC0	I		crystal (5	MHz to 14 I	MHz), if use	ed, to OSC0 and OSC1_N. MHz to 14MHz, 20MHz to	_	_
OSC1_N	0	Crystal con When not u		ystal, leave	this pin und	connected.	_	_
СКО	0	Clock out					_	
CKOE_N	I	Clock out e	nable				_	Negative
Debugging support								
TCK	Ι	Debugging					_	_
TMS	I	Debugging					_	Positive
nTRST	- 1	Debugging						Negative
TDI	1	Debugging				l.		Positive
TDO	0	Debugging	pin. Norr	mally leave	open.		-	Positive



Pin Name	I/O	Description	Primary/ Secondary	Logic
General-purpose I/	O ports			
PIOA[7:0]	I/O	General-purpose port. Not available for use as port pins when secondary functions are in use.	Primary	Positive
PIOB[7:0]	I/O	General-purpose port. Not available for use as port pins when secondary functions are in use.	Primary	Positive
PIOC[7:0]	I/O	General-purpose port. Not available for use as port pins when secondary functions are in use.	Primary	Positive
PIOD[7:0]	Not available for use as port pins when secondary functions are in use. Note that enabling DRAM controller with DRAME_N inputs permanently configures PIOD[7:0] for their secondary functions, making them unavailable for use as port pins.		Primary	Positive
PIOE[9:0]	I/O	General-purpose port. Not available for use as port pins when secondary functions are in use.	Primary	Positive
External Bus				
XA[23:19]	0	Address bus to external RAM, external ROM, external I/O banks, and external DRAM. After a reset, these pins are configured for their primary function (PIOC[6:2]).	Secondary	Positive
XA[18:0]	0	Address bus to external RAM, external ROM, external I/O banks, and external DRAM.	_	Positive
XD[15:0]	I/O	Data bus to external RAM, external ROM, external I/O banks, and external DRAM.	_	Positive
External bus contro	ol signals	s (ROM/SRAM/IO)		
XROMCS N	0	ROM bank chip select	_	Negative
XRAMCS N	0	SRAM bank chip select	_	Negative
XIOCS N[0]	0	IO chip select 0	_	Negative
XIOCS N[1]	0	IO chip select 1	_	Negative
XIOCS N[2]	0	IO chip select 2		Negative
XIOCS_N[3]	0	IO chip select 3	_	Negative
XOE N	0	Output enable/ Read enable	_	Negative
XWE N	0	Write enable	_	Negative
XBS_N[1:0]	0	Byte select: XBS_N[1] is for MSB, XBS_N[0] is for LSB		Negative
XBWE_N[0]	0	LSB Write enable	_	Negative
XBWE_N[1]	0	MSB Write enable	_	Negative
XWR	0	Data transfer direction for external bus, used when connecting to Motorola I/O devices. This represent the secondary function of pin PIOC[7]. L: read , H: write. Available for I/O bank 0/1.	Secondary	
XWAIT	I	External I/O bank 0/1/2/3 WAIT signal. This input permits access to devices slower than register settings.	Secondary	Positive



Pin Name	I/O	Description	Primary/ Secondary	Logic
External bus control	signals	s (DRAM)		
XRAS_N	0	Row address strobe. Used for both EDO DRAM and SDRAM	Secondary	Negative
XCAS_N	0	Column address strobe signal (SDRAM)	Secondary	Negative
XSDCLK	0	SDRAM clock (same frequency as internal HCLK)	Secondary	
XSDCKE	0	Clock enable (SDRAM)	Secondary	_
XSDCS_N	0	Chip select (SDRAM)	Secondary	Negative
XDQM[1]/XCAS_N [1]	0	Connected to SDRAM: DQM (MSB) Connected to EDO DRAM: column address strobe signal (MSB)	Secondary	Positive/ Negative
XDQM[0]/XCAS_N [0]	0	Connected to SDRAM: DQM (LSB) Connected to EDO DRAM: column address strobe signal (LSB)	Secondary	Positive/ Negative
DMA control signals	3			
DREQ[0]	I	Ch 0 DMA request signal, used when DMA controller configured for DREQ type	Secondary	Positive
DREQCLR[0]	QCLR[0] O Ch 0 DREQ signal clear request. The DMA device responds to output by negating DREQ.		Secondary	Positive
TCOUT[0]	0	Indicates to Ch 0 DMA device that last transfer has started.	Secondary	Positive
DREQ[1]	I	Ch 1 DMA request signal, used when DMA controller configured for DREQ type	Secondary	Positive
DREQCLR[1]	0	Ch 1 DREQ signal clear request. The DMA device responds to this output by negating DREQ.	Secondary	Positive
TCOUT[1]	0	Indicates to Ch 1 DMA device that last transfer has started	Secondary	Positive
UART				
SIN	I	SIO receive signal	Secondary	Positive
SOUT	0	SIO transmit signal	Secondary	Positive
СТЅ	I	Clear To Send. Indicates that modem or data set is ready to transfer data. Bit 4 in modem status register reflects this input.	Secondary	Negative
DSR	I	Data Set Ready. Indicates that modem or data set is ready to establish a communications link with UART. Bit 5 in modem status register reflects this input.	Secondary	Negative
DCD	I	Data Carrier Detect. Indicates that modem or data set has detected data carrier signal. Bit 7 in modem status register reflects this input. Data Carrier Detect	Secondary	Negative
DTR	0	Data Terminal Ready. Indicates that UART is ready to establish a communications link with modem or data set. Bit 0 in modem control register controls this output.	Secondary	Negative
RTS	0	Request To Send. Indicates that UART is ready to transfer data to modem or data set. Bit 1 in modem control register controls this output.	Secondary	Negative
RI	I	Ring Indicator. Indicates that modem or data set has received telephone ring indicator. Bit 6 in modem status register reflects this input.	Secondary	Negative
SIO				
STXD	0	SIO transmit signal	Secondary	Positive
SRXD	I	SIO receive signal	Secondary	Positive



Pin Name	I/O	Description	Primary/ Secondary	Logic	
I2C					
SDA	I/O	I2C Data. This pin operates as NMOS Open drain. Connect pull-up resistor.	Secondary	Positive	
SCL	0	I2C Clock. This pin operates as NMOS Open drain. Connect pull-up resistor.	Secondary	Positive	
Synchronous SIO					
SCLK	I/O	Serial clock	Secondary	_	
SDI	I	Serial receive data	Secondary	Positive	
SDO	0	Serial transmit data	Secondary	Positive	
PWM signals					
PWMOUT[0]	Secondary	Positive			
PWMOUT[1]	0	PWM output of CH0 PWM output of CH1	Secondary	Positive	
Analog-to-digital co	nverter				
AIN[0]	I	Ch0 analog input	_	_	
AIN[1]	I			_	
AIN[2]	I	Ch2 analog input		_	
AIN[3]	1	Ch3 analog input	_	_	
VREFP	1	Analog-to-digital converter convert reference voltage (VDD)	_	_	
VREFN	ı	Analog-to-digital converter convert reference voltage (GND)	_	_	
AVDD		Analog-to-digital converter power supply	_	_	
AGND		Analog-to-digital converter ground	_	_	
Interrupt signals	•				
EXINT[3:0]	I	External interrupt input signals	Secondary	Positive / Negative	
EFIQ_N	I	External fast interrupt input signal. Interrupt controller connects this to CPU FIQ input.	Secondary	Negative	
MODE configuratio	n				
DRAME N		DRAM enable mode	_	Negative	
TEST	i	Test mode	_	Positive	
TEST1	i	Test mode	_	Positive	
FWR	i	Test mode	_	Positive	
JSEL	i	JTAG select signal. L: On-board debug, H: Boundary scan.	_	_	
Power supplies	1 -		ı		
VDD CORE		Core power supply	_		
VDD IO	I/O power supply		_		
GND	GND for core and I/O				
PLLVDD					
PLLGND	1	GND for PLL	_	_	



DESCRIPTION OF FUNCTIONS

CPU

CPU core: ARM7TDMI
Operating frequency: 1 MHz to 60 MHz
Byte ordering: Little endian

Instructions: ARM instruction (32-bit length) and Thumb instruction (16-bit length) can be mixed.

General register bank: 31×32 bits

Built-in barrel shifter: ALU and barrel shift operations can be executed by one instruction.

Multiplier: $32 \text{ bits} \times 8 \text{ bits}$ (Modified Booth's Algorithm)

Built-in debug function: JTAG interface, break point register

Built-in Memory

FLASH ROM:

ML675001 : ROM-less version

RAM: 32KB (8K x 32bits)

Read/Write access(8/16/32bit):3 cycle (cache memory unused)

Cache memory: 8K unified memory with 4way set-associative

Interrupt Controller

Fast interrupt request (FIQ) and interrupt request (IRQ) are employed as interrupt input signals. The interrupt controller controls these interrupt signals going to ARM core.

(1) Interrupt sources

FIQ: 1 external source (external pin: EFIQ N)

IRQ: total of 27 sources. 23 internal sources, and 4 external sources (external pins: EXINT[3:0])

(2) Interrupt priority level

Configurable, 8-level priority for each source

(3) External interrupt pin input

EXINT[3:0] can be set as Level or Edge sensing.

Configurable High or Low when Level sensing. Configurable Rise or Falling edge triggering when Edge sensing.

EFIQ_N is set as Falling edge triggering.

Timers

7 channels of 16-bit reload timers are employed. Of these, 1 channel is used as system timer for OS. The timers of other 6 channels are used in application software.

(1) System timer: 1 channel

16-bit auto reload timer: Used as system timer for OS. Interrupt request by timer overflow.

(2) Application timer: 6 channels

16-bit auto reload timer. Interrupt request by compare match.

One shot, interval

Clock can be independently set for each channel

WDT

Functions as an interval timer or a watch dog timer.

- (1) 16-bit timer
- (2) Watch dog timer or interval timer mode can be selected



- (3) Interrupt or reset generation
- (4) Maximum period: longer than 200 msec

PWM

This LSI contains two channels of PWM (Pulse Width Modulation) function which can change the duty cycle of a waveform with a constant period. The PWM output resolution is 16 bits for each channel.

Serial Interface

This LSI contains four serial interface.

(1) UART without FIFO : 1 channel

This is the serial port which performs data transmission, taking a synchronization per character.

Selection of various parameters, such as addition of data length, a stop bit, and a parity bit, is possible.

Asynchronous full duplex operation
Sampling Rate = Baud rate x 16sample
Character Length : 7, 8 bit
Stop Bit Length : 1, 2 bit

Parity : Even, Odd, none

Error Detection : Parity, Framing, Over run

Loop Back Function : ON/OFF, Parity, framing, Over run Compulsive addition Baud Rate Generation : Exclusive baud rate generator built-in (8bit counter)

Independent from a bus clock

Internal-Baud-Rate-Clock-Stop at the time of HALT Mode.

(2) UART with 16bytes FIFO : 1channel

Features 16bytes FIFO in both send and receive. Uses the industry standard 16550A ACE (Asynchronous Communication Element).

Asynchronous full duplex operation Reporting function for all status

16 Byte Transmission and reception FIFO

Transmission, reception, interrupts of line status Data set and Independent FIFO control.

Modem control signals : CTS, DCD, DSR, DTR, RI and RTS

Data length : 5, 6, 7, 8 bit
Stop bit length : 1, 1.5, 2 bit
parity : Even, Odd, none

Error Detection : Parity, Framing, Overrun

Baud Rate Generation : Exclusive baud rate generator built-in (3) Synchronous serial interface : 1channel

It is a clock synchronous 8bit serial port

Selectable 1/8, 1/16, or 1/32 of HCLK frequency.

Choose LSB First or MSB First. Choose Master / Slave Mode

Transceiver Interruption, Transceiver buffer empty interrupt

Loopback Test Function

(4) I2C : 1channel

Based on the I2C BUS specifications. Operates as a single master device.

Communication mode : Master transmitter /master receiver

Transmission Speed : 100kbps (Standard mode) / 400kbps (Fast mode)

Addressing format : 7 bit / 10 bit
Data buffer : 1 Byte(1step)
Communication Voltage : 2.7V to 3.3V



GPIO

42-bits parallel port (four 8-bit ports and one 10-bit port).

PIOA[7:0] Combination port UART

PIOB[7:0] Combination port DMAC, UART (uPLAT-7B), PIOC[7:0] Combination port PWM, XA[23:19], XWR PIOD[7:0] Combination port DRAM control signal etc.

PIOE[9:0] Combination port SSIO, I2C, External interrupt signal

- (1) Input/output selectable at bit level.
- (2) Each bit can be used as an interrupt source.
- (3) Interrupt mask and interrupt polarity can be set for all bits.
- (4) The ports are configured as input, immediately after reset.
- (5) Primary/secondary function of each port can be set independently.

AD Converter

Successive approximation type AD converter.

- (1) 10 bits \times 4 channels
- (2) Sample hold function
- (3) Scan mode and select mode are supported
- (4) Interrupt is generated after completion of conversion.
- (5) Conversion time: 5 µs minimum.

DMAC

Two channels of direct memory access controller which transfers data between memory and memory, between I/O and memory and between I/O and I/O.

(1) Number of channels: 2 channels(2) Channel priority level: Fixed mode

Channel priority level is always fixed (channel 0 > 1).

Round-robin

Priority level of the channel requested for transfer is kept lowest.

- (3) Maximum number of transfers: 65,536 times (64K times)
- (4) Data transfer size: Byte (8 bits), half-word (16 bits), word (32 bits)
- (5) Bus request system: Cycle steal mode

Bus request signal is asserted for each DMA transfer cycle.

Burst mode

Bus request signal is asserted until all transfers of transfer cycles are

complete.

(6) DMA transfer request: Software request

By setting the software transfer request bit inside DMAC, the CPU

starts DMA transfer. External request

DMA transfer is started by external request allocated to each channel.

(7) Interrupt request: Interrupt request is generated to CPU after the end of DMA transfers

for the set number of transfer cycles or after occurrence of error. Interrupt request signal is output separately for each channel. Interrupt request signal output can be masked for each channel.



External memory controller

Controls access of externally connected devices such as ROM (FLASH), SRAM, SDRAM (EDO DRAM), IO devices.

(1) ROM (FLASH) access function: 1 bank

Supports 16-bit devices

Supports FLASH memory : Byte write (can be written only by IF equivalent to SRAM).

Configurable access timing.

(2) SRAM access function : 1 bank

Supports 16-bit devices Supports asynchronous SRAM Configurable access timing.

(3) DRAM access function : 1 bank

Supports 16-bit device

Supports EDO/SDRAM : Simultaneous connections to EDO-DRAM and SDRAM cannot be

made.

Configurable access timing.

(4) External IO access function : 2 banks

Supports 8-bit/16-bit access : Independent configuration for each bank

Each bank has two chip selects: XIOCS_N[3:0] Supports external wait input : XWAIT

Access Timing configurable for each bank independently

Power Management

HALT, STANDBY, clock gear, clock control functions are supported as power save functions.

(1) HALT mode

HALT object

CPU, internal RAM, AHB bus control

HALT mode setting: Set by the system control register.

Exit HALT mode due to: Reset, interrupt

(2) STANDBY mode

Stops the clock of entire LSI.

STANDBY mode setting: Specified by the system control register.

Exit STANDBY mode due to: Reset, external interrupt (other than EFIQ_N)

(3) Clock gear

This LSI has two clock systems, HCLK and CCLK. Configure HCLK and CCLK frequency.

HCLK: CPU, bus control, synchronous serial interface, I2C.

CCLK: Timers, PWM, UART, AD converter, etc.

(4) Clock control by each function unit

AD converter, PWM, Timers, DRAMC, DMAC, UART (FIFO), UART, Synchronous SIO, I2C.



ABSOLUTE MAXIMUM RATINGS *1

Item	Symbol	Conditions	Rating	Unit
Digital power supply voltage (core)	V _{DD_CORE}		-0.3 to +3.6	
Digital power supply voltage (I/O)	V_{DD_IO}		-0.3 to +4.6	
PLL power supply voltage	V_{DD_PLL}		−0.3 to +3.6	
Input voltage	Vı		-0.3 to V _{DD_IO} +0.3	V
Output voltage	Vo	GND = AGND = 0 V	-0.3 to V _{DD IO} +0.3	V
Analog power supply voltage	AV_{DD}	PLLGND = 0 V Ta = 25°C	-0.3 to V _{DD_IO} +0.3	
Analog reference voltage	V_{REF}		-0.3 to V _{DD_IO} +0.3 and -0.3 to AV _{DD} +0.3	
Analog input voltage	V _{AI}		−0.3 to V _{REF}	
Input current	l ₁		-10 to +10	
Output current ²			-20 to +20	mA
Output current *3	- I ₀		−30 to +30	
Power losses (LFBGA)	-	Ta = 85°C	680	>
Power losses (LQFP)	P _D	per package	1000	mW
Storage temperature	T _{STG}	_	−50 to +150	°C

Note

- 1. These are maximum ratings not for general operation. Exceeding these maximum ratings could cause damage or lead to permanent deterioration of the device.
- 2. All output pins except XA[15:0]
- 3. XA[15:0]

OPERATING CONDITIONS

(GND = 0 V)

Symbol	Conditions	Minimum	Typical	Maximum	Unit
V _{DD_CORE}	V > V	2.25	2.5	2.75	
V_{DD_IO}	VDD_IO ≥ VDD_CORE	3.0	3.3	3.6	V
$V_{DD\ PLL}$	$V_{DD PLL} = V_{DD CORE}$	2.25	2.5	2.75	
AV_{DD}	$AV_{DD} = V_{DD IO}$	3.0	3.3	3.6	
V_{REF}	$V_{REF} = AV_{DD} = V_{DD IO}$	3.0	3.3	3.6	
f _{OP}	V_{DD_CORE} = 2.25 to 2.75 V_{DD_IO} = 3.0 to 3.6	1 * ²		60	MHz
Та	_	-40	25	85	°C
	V _{DD_CORE} V _{DD_IO} V _{DD PLL} AV _{DD} V _{REF} f _{OP}	$\begin{array}{c} V_{DD_CORE} \\ V_{DD_IO} \end{array} \\ \begin{array}{c} V_{DD_IO} \geq V_{DD_CORE} \\ \end{array} \\ \begin{array}{c} V_{DD_PLL} \\ AV_{DD} \\ V_{REF} \end{array} \\ \begin{array}{c} V_{REF} = AV_{DD} = V_{DD_IO} \\ V_{DD_CORE} = 2.25 \text{ to } 2.75 \\ V_{DD_IO} = 3.0 \text{ to } 3.6 \\ \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Note

- *1 Oscillator frequencies between 5 MHz and 14 MHz.
- *2 Minimum of 2.56 MHz for external SDRAM. Minimum of 6.4 MHz for external EDO DRAM. Minimum of 2 MHz for analog-to-digital converter.



ELECTRICAL CHARACTERISTICS

DC Characteristics

 $(V_{DD_CORE} = 2.25 \text{ to } 2.75V, V_{DD_IO} = 3.0 \text{ to } 3.6V, Ta = -40 \text{ to } +85^{\circ}C)$

Item	Symbol	Conditions	Minimum	Typical	Maximum	Unit
High level input voltage	V _{IH}		V _{DD} IOx0.8		V _{DD 10} +0.3	
Low level input voltage	V _{IL}		-0.3	_	$V_{DD_IO}x0.2$	
Oakasittiaasst ksiffaa	V_{T^+}	_	_	1.6	2.1	
Schmitt input buffer threshold voltage	V _T -		0.7	1.1	_	
inconoid voltage	V _{HYS}		0.4	0.5	_	
High level output voltage		I _{OH} = -100 μA	V _{DD} -0.2	_	_	V
High level output voltage *1	V_{OH}	I _{OH} = -4 mA	2.35	_	_	
High level output voltage *2		I _{OH} = -6 mA	2.35	_	_	
Low level output voltage		I _{OL} = 100 μA	_	_	0.2	
Low level output voltage *1	V_{OL}	I _{OL} = 4 mA	-	_	0.45	
Low level output voltage *2		$I_{OL} = 6 \text{ mA}$	-	_	0.45	
Input leak current *3	I _{IH} /I _{IL}	$V_I = 0 V/V_{DD_IO}$	-50	1	50	
Input leak current *4	Iı∟	$V_1 = 0 \text{ V}$ Pull-up resistance of 50 k Ω	-200	– 66	-10	
Input leak current *5	I _{IH}	$V_{I} = V_{DD_IO} V$ Pull-down resistance of 50 k Ω	10	66	200	μΑ
Input leak current *6	I _I	$V_I = AV_{DD} / 0 V$	- 5	_	5	
Output leak current	I_{LO}	$V_O = 0 \text{ V/V}_{DD_IO}$	-50	1	50	
Input pin capacitance	Cı	_	1	6	_	
Output pin capacitance	Co	_	-	9	_	pF
I/O pin capacitance	C _{IO}	_	1	10	_	
Analog reference power	I _{REF}	Analog-to-digital converter operative *7	ı	320	650	
supply current	IKEF	Analog-to-digital converter stopped	1	1	2	μΑ
Current consumption	I _{DDS_CORE}	Ta = 25°C *8	1	20	150	
(STANDBY)	I _{DDS_IO}	1a - 25 C 6	1	10	40	
Current consumption	I _{DDH_CORE}		_	37	55	mA
(HALT) *9	I _{DDH_IO}	f _{OP} = 60 MHz		6	10	
Current consumption (RUN)	I _{DD_CORE}	CL = 30 pF	_	75	120	
*10	I_{DD_IO}			17	25	

Notes

- 1. All output pins except XA[15:0]
- 2. XA[15:0]
- 3. All input pins except RESET_N, TDI, TMS, JSEL, and FWR
- 4. RESET_N, TDI, and TMS pins with 50 $k\Omega$ pull-up resistance
- 5. JSEL, FWR pins with 50 k Ω pull-down resistance
- 6. Analog input pins (AIN0 to AIN3)
- 7. Analog-to-Digital Converter operation ratio is 20%
- 8. VDD_IO or 0 V for input ports; no load for other pins
- 9. DRAM controller blocks stopped by DRAME_N pin settings
- 10. Cacheable setting and External ROM used



Analog-to-Digital Converter Characteristics

 $(V_{DD CORE} = 2.50 \text{ V}, V_{DD IO} = 3.3 \text{ V}, \text{ Ta} = 25^{\circ}\text{C})$

Item	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Resolution	n	_	_	_	10	bit
Linearity error	EL	A 1	_	±3	_	LSB
Differential linearity error	E _D	Analog input source impedance	_	±3	_	
Zero scale error	Ezs	Ri ≤ 1kΩ	_	±3	_	
Full scale error	E _{FS}	1X1 = 1X22	_	±3	_	
Conversion time	t _{CONV}	_	5	_	_	μS
Throughput		_	10	_	200	kHz


Notes: V_{DD_IO} and AV_{DD} should be supplied separately


• Definition of Terms

- (1) Resolution: Minimum input analog value recognized. For 10-bit resolution, this is (V_{REF} Aground) ÷ 1024.
- (2) Linearity error: Difference between the theoretical and actual conversion characteristics. (Note that it does not include quantization error.) The theoretical conversion characteristic divides the voltage range between V_{REF} and AGND into 1024 equal steps.
- (3) Differential linearity error: Difference between the theoretical and actual input voltage change producing a 1-bit change in the digital output anywhere within the conversion range. This is an indicator of conversion characteristic smoothness. The theoretical value is $(V_{REF} Aground) \div 1024$.
- (4) Zero scale error: Difference between the theoretical and actual conversion characteristics at the point where the digital output switches from "0x000" to "0x001."
- (5) Full scale error: Difference between the theoretical and actual conversion characteristics at the point where the digital output switches from "0x3FE" to "0x3FF."



PACKAGE DIMENSIONS





Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact ROHM's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).



REVISION HISTORY

		Page			
Document No.	Date	Previous Edition	Current Edition	Description	
PEDL675001-01	Feb.17, 2003	_	-	Preliminary edition 1	
FEDL675001-01	Dec.15, 2003	-	ı	Final edition 1	
FEDL675001-02 Mar. 13.2008		3	3	Replacement in BLOCK DIAGRAM.	
		6	6	Corrected "-" to "O" at the I/O column of LQF PIN No.1 in LIST OF PINS	
		10	10	Added the table of Clock mode settings to the Description column of "CLKMD [1:0]" in the PIN DESCRIPTION.	
		13	13	Corrected "-" to "Positive" at Logic column of PIN NAME "SCL" in the PIN DESCRIPTION.	
		19	19	Divided one sentence of Note in OPERATING CONDITIONS into two sentence of "*1" and "*2".	
		20	20	Added the case of "IOH = 6 mA" on conditions with High level output voltage in the table of DC characteristics. Corrected "-73" of the Typical Value of "Input leak current *4 (IIL)" to "-66". Added the specification in the case of "Pull-down resistance of 50 k Ω " to the specification of Input leak current in the table of DC characteristics. Changed the note *3, *4 of DC characteristics. Added "JSEL, FWR pins with 50 k Ω pull-down resistance" to notes *5 of DC characteristics.	
FEDL675001-03	Apr. 1.2014	All	All	Changed header	
		1,3,10,14, 17,18	1,3,10,14, 17,18	Deleted the ML67Q5002 and ML67Q5003	
		2,22	2,21	Deleted the following package 144-pin plastic LQFP (LQFP144-P-2020-0.50) Added the following package 144-pin plastic LQFP144-P-2020-0.50-SK	



NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2003 - 2014 LAPIS Semiconductor Co., Ltd.