Organization512K × 16 Bits × 2 Banks	Н	(TOP VIEW)	
 3.3-V Power Supply (±5% Tolerance) 	V [<u> </u>
Two Banks for On-Chip Interleaving	00 -		V _{SS}
(Gapless Accesses)	DQ0 [DQ15
High Bandwidth – Up to 83-MHz Data Rates	24.5		DQ14
	V _{SSQ} [V _{SSQ}
Read Latency Programmable to A or 3 Cycles From Column Address Entry	DQ2		DQ13
2 or 3 Cycles From Column-Address Entry	DQ3		DQ12
Burst Sequence Programmable to Serial or	V _{CCQ}		Vccq
Interleave	DQ4		DQ11
Burst Length Programmable to 1, 2, 4, 8, or	DQ5 [DQ10
256 (Full Page)	V _{SSQ} [V _{SSQ}
 Chip Select and Clock Enable for Enhanced 	DQ6 [11 40	DQ9
System Interfacing	DQ7 [DQ8
 Cycle-by-Cycle DQ-Bus Mask Capability 	V _{CCQ} [13 38	Vccq
With Upper- and Lower-Byte Control	DQML [14 37] NC
Autorefresh Capability	\overline{W} [15 36	DQMU
4K Refresh (Total for Both Banks)	CAS [16 35	CLK
•	RAS [17 34	CKE
High-Speed, Low-Noise, Low-Voltage TTL High-Speed, Low-Noise, Low-Voltage TTL	CS [18 33	NC
(LVTTL) Interface	A11 [19 32	☐ A9
Power-Down Mode	A10	20 31	☐ A8
Pipeline Architecture	A0 [21 30	☐ A7
Temperature Ranges:	A1 [22 29	☐ A6
Operating, – 55°C to 125°C	A2 [23 28	☐ A5
Storage, - 65°C to 150°C	A3 [24 27	_ A4

•	Performance	Ranges:

	SYNCHRONOUS	ACCESS TIME	REFRESH
	CLOCK CYCLE	CLOCK TO	TIME
	TIME	OUTPUT	INTERVAL
	^t CK (MIN) [†]	^t AC (MIN) [†]	^t REF (MAX)
'626162-12	12 ns	8ns	32 ms
'626162-15	15 ns	9ns	32 ms
'626162-20 † Read latency = 3	20 ns	10 ns	32 ms

description

The SMJ626162 series of devices 16777216-bit synchronous dynamic randomaccess memory (SDRAM) devices organized as two banks of 524288 words with 16 bits per word.


All inputs and outputs of the SMJ626162 series are compatible with the LVTTL interface.

PIN NOMENCLATURE								
A[0:10]	Address Inputs							
	A0-A10 Row Addresses							
	A0-A7 Column Addresses							
	A10 Automatic-Precharge Select							
<u>A11</u>	Bank Select							
CAS	Column-Address Strobe							
CKE	Clock Enable							
CLK	System Clock							
CS	Chip Select							
DQ[0:15]	SDRAM Data Input/Data Output							
DQML, DQMU	Data-Input/Data-Output Mask Enable							
NC	No Connect							
RAS	Row-Address Strobe							
VCC	Power Supply (3.3-V Typical)							
Vccq	Power Supply for Output Drivers							
	(3.3-V Typical)							
V_{SS}	Ground							
<u>V</u> SSQ	Ground for Output Drivers							
W	Write Enable							

27 🛮 A4 26 V_{SS}



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






description (continued)

SGMS737C - JULY 1997 - REVISED MARCH 1999

The SDRAM employs state-of-the-art technology for high performance, reliability, and low power requirements. All inputs and outputs are synchronized with the CLK input to simplify system design and enhance use with high-speed microprocessors and caches.

The SMJ626162 SDRAM is available in a 50-lead, 650-mil-wide ceramic dual flatpack (HKD suffix).

functional block diagram



operation

All inputs to the '626162 SDRAM are latched on the rising edge of the system (synchronous) clock. The outputs, DQ0–DQ15, are also referenced to the rising edge of CLK. The '626162 has two banks that are accessed independently; however, a bank must be activated before it can be accessed (read from or written to). Refresh cycles refresh both banks alternately.

Five basic commands or functions control most operations of the '626162:

- Bank-activate/row-address entry
- Column-address entry/write operation
- Column-address entry/read operation
- Bank-deactivate
- Autorefresh

Additionally, operations can be controlled by three methods: using chip select (\overline{CS}) to select/deselect the devices, using DQMx to enable/mask the DQ signals on a cycle-by-cycle basis, or using CKE to suspend (or gate) the CLK input. The device contains a mode register that must be programmed for proper operation.

Table 1, Table 2, and Table 3 show the various operations that are available on the '626162. These truth tables identify the command and/or operations and their respective mnemonics. Each truth table is followed by a legend that explains the abbreviated symbols. An access operation refers to any read or write command in progress at cycle n. Access operations include the cycle upon which the read or write command is entered and all subsequent cycles through the completion of the access burst.



operation (continued)

Table 1. Basic Command Truth Table†

COMMAND	STATE OF BANK(S)	cs	RAS	CAS	w	A11	A10	A9-A0	MNEMONIC
Mode register set	T = deac B = deac	L	L	L	L	Х	Х	A9=V A8-A7=0 A6-A0=V	MRS
Bank deactivate (precharge)	Х	L	L	Н	L	BS	L	Х	DEAC
Deactivate all banks	Х	L	L	Н	L	Х	Н	Х	DCAB
Bank activate/row-address entry	SB = deac	L	L	Н	Н	BS	V	V	ACTV
Column-address entry/write operation	SB = actv	L	Н	L	L	BS	L	V	WRT
Column-address entry/write operation with auto-deactivate	SB = actv	L	Н	L	L	BS	Н	V	WRT-P
Column-address entry/read operation	SB = actv	L	Н	L	Н	BS	L	V	READ
Column-address entry/read operation with auto-deactivate	SB = actv	L	Н	L	Н	BS	Н	V	READ-P
No operation	Х	L	Н	Н	Н	Х	Х	Х	NOOP
Control-input inhibit/no operation	Х	Н	Х	Х	Х	Х	Х	Х	DESL
Autorefresh [‡]	T = deac B = deac	L	L	L	Н	Х	Х	Х	REFR

[†] For execution of these commands on cycle n, one of the following must be true:

- CKE (n-1) must be high
- tCESP must be satisfied for power-down exit
- t_{CES} and n_{CLE} must be satisfied for clock-suspend exit. DQMx (n) is irrelevant.

n = CLK cycle number

L = Logic low H = Logic high

X = Don't care, either logic low or logic high

T = Bank T
B = Bank B
actv = Activated
deac = Deactivated

BS = Logic high to select bank T; logic low to select bank B

SB = Bank selected by A11 at cycle n



[‡] Autorefresh entry requires that all banks be deactivated or be in an idle state prior to the command entry. Legend:

operation (continued)

Table 2. Clock-Enable (CKE) Command Truth Table†

COMMAND	STATE OF BANK(S)	CKE (n-1)	CKE (n)	CS (n)	RAS (n)	CAS (n)	W (n)	MNEMONIC
Power-down entry on cycle (n + 1)‡	T = no access operation§ B = no access operation§	Η	L	Х	Х	Х	Х	PDE
Power-down exit¶	T = power down B = power down	L	Н	Х	Х	Х	Х	_
CLK suspend on cycle (n + 1)	T = access operation§ B = access operation§	Н	L	Х	Х	Х	Х	HOLD
CLK suspend exit on cycle (n + 1)	T = access operation§ B = access operation§	L	Н	Х	Х	Х	Х	_

[†] For execution of these commands, A0-A11 (n) and DQMx (n) are don't care entries.

Legend:

n = CLK cycle number

L = Logic low H = Logic high

X = Don't care, either logic low or logic high

T = Bank TB = Bank B



[‡] On cycle n, the device executes the respective command (listed in Table 1). On cycle (n + 1), the device enters power-down mode.

[§] A bank is no longer in an access operation one cycle after the last data-out cycle of a read operation and two cycles after the last data-in cycle of a write operation. Neither the PDE nor the HOLD command is allowed on the cycle immediately following the last data-in cycle of a write operation.

[¶] If setup time from CKE high to the next CLK high satisfies t_{CESP}, the device executes the respective command (listed in Table 1). Otherwise, either a DESL or a NOOP command must be applied before any other command.

operation (continued)

Table 3. Data Mask (DQM) Command Truth Table[†]

COMMAND	STATE OF BANK(S)	DQML DQMU [‡] (n)	DATA IN (n)	DATA OUT (n + 2)	MNEMONIC
_	T = deac and B = deac	Х	N/A	Hi-Z	_
_	T = actv and B = actv (no access operation)§	Х	N/A	Hi-Z	_
Data-in enable	T = write or B = write	L	V	N/A	ENBL
Data-in mask	T = write or B = write	Н	М	N/A	MASK
Data-out enable	T = read or B = read	L	N/A	V	ENBL
Data-out mask	T = read or B = read	Н	N/A	Hi-Z	MASK

[†] For execution of these commands on cycle n, one of the following must be true:

- CKE (n) must be high
- tCESP must be satisfied for power-down exit
- _ tCES and nCLE must be satisfied for clock-suspend exit. CS(n), RAS(n), CAS(n), W(n), and A0—A11 are irrelevant.

DQMU controls DQ8 - DQ15.

Legend:

= CLK cycle number n

L = Logic low Н = Logic high

Χ = Don't care, either logic low or logic high

= Valid

= Masked input data M N/A = Not applicable Τ = Bank T

В = Bank B actv = Activated deac = Deactivated

write = Activated and accepting data in on cycle n

read = Activated and delivering data out on cycle (n + 2)

Hi-Z = High-impedance state



[‡] DQML controls DQ0 - DQ7.

[§] A bank is no longer in an access operation one cycle after the last data-out cycle of a read operation and two cycles after the last data-in cycle of a write operation. Neither the PDE nor the HOLD command is allowed on the cycle immediately following the last data-in cycle of a write operation.

burst sequence

All data for the '626162 is written or read in a burst fashion—that is, a single starting address is entered into the device and then the '626162 internally accesses a sequence of locations based on that starting address. Some of the subsequent accesses after the first access can be at preceding, as well as succeeding, column addresses, depending on the starting address entered. This sequence can be programmed to follow either a serial burst or an interleave burst (see Table 4, Table 5, and Table 6). The length of the burst can be programmed to be either 1, 2, 4, 8, or full-page (256) accesses (see the section on setting the mode register). After a read burst is completed (as determined by the programmed burst length), the outputs are in the high-impedance state until the next read access is initiated.

Table 4. 2-Bit Burst Sequences

	INTERNAL COLUMN ADDRESS						
	DECI	MAL	BINA	RY			
	START	2ND	START	2ND			
Serial	0	1	0	1			
Senai	1	0	1	0			
Interleave	0	1	0	1			
IIIlelleave	1	0	1	0			

Table 5. 4-Bit Burst Sequences

		INTERNAL COLUMN ADDRESS A1-A0										
		DEC	IMAL			BIN	ARY					
	START	2ND	3RD	4TH	START	2ND	3RD	4TH				
	0	1	2	3	00	01	10	11				
Serial	1	2	3	0	01	10	11	00				
Serial	2	3	0	1	10	11	00	01				
	3	0	1	2	11	00	01	10				
	0	1	2	3	00	01	10	11				
Interleave	1	0	3	2	01	00	11	10				
	2	3	0	1	10	11	00	01				
	3	2	1	0	11	10	01	00				

burst sequence (continued)

Table 6. 8-Bit Burst Sequences

		INTERNAL COLUMN ADDRESS A2-A0														
				DECIM	AL		,	BINARY								
	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH
	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	2	3	4	5	6	7	0	001	010	011	100	101	110	111	000
	2	3	4	5	6	7	0	1	010	011	100	101	110	111	000	001
Serial	3	4	5	6	7	0	1	2	011	100	101	110	111	000	001	010
Senai	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	6	7	0	1	2	3	4	101	110	111	000	001	010	011	100
	6	7	0	1	2	3	4	5	110	111	000	001	010	011	100	101
	7	0	1	2	3	4	5	6	111	000	001	010	011	100	101	110
	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	0	3	2	5	4	7	6	001	000	011	010	101	100	111	110
	2	3	0	1	6	7	4	5	010	011	000	001	110	111	100	101
Interleave	3	2	1	0	7	6	5	4	011	010	001	000	111	110	101	100
Interieave	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	4	7	6	1	0	3	2	101	100	111	110	001	000	011	010
	6	7	4	5	2	3	0	1	110	111	100	101	010	011	000	001
	7	6	5	4	3	2	1	0	111	110	101	100	011	010	001	000

latency

The beginning data-out cycle of a read burst can be programmed to occur 2 or 3 CLK cycles after the read command (see the section on setting the mode register). This feature allows the adjustment of the '626162 to operate in accordance with the system's capability to latch the data output from the '626162. The delay between the READ command and the beginning of the output burst is known as *read latency* (also known as CAS latency). After the initial output cycle begins, the data burst occurs at the CLK frequency without any intervening gaps. Use of minimum read latencies is restricted, based on the particular maximum frequency rating of the '626162.

There is no latency for data-in cycles (write latency). The first data-in cycle of a write burst is entered at the same rising edge of CLK on which the WRT command is entered. The write latency is fixed and is not determined by the contents of the mode register.

two-bank operation

The '626162 contains two independent banks that can be accessed individually or in an interleaved fashion. Each bank must be activated with a row address before it can be accessed. Then, each bank must be deactivated before it can be activated again with a new row address. The bank-activate/row-address-entry command (ACTV) is entered by holding \overline{RAS} low, \overline{CAS} high, \overline{W} high, and A11 valid on the rising edge of CLK. A bank can be deactivated either automatically during a READ-P or a WRT-P command or by use of the deactivate-bank command (DEAC). Both banks can be deactivated at once by use of the DCAB command (see Table 1 and the section on bank deactivation).

two-bank row-access operation

The two-bank feature allows access of information on random rows at a higher rate of operation than is possible with a standard DRAM. This is accomplished by activating one bank with a row address and, while the data stream is being accessed to/from that bank, activating the second bank with another row address. When the data stream to/from the first bank is complete, the data stream to/from the second bank can begin without interruption. After the second bank is activated, the first bank can be deactivated to allow the entry of a new row address for the next round of accesses. In this manner, operation can continue in an interleaved fashion. Figure 25 is an example of two-bank, row-interleaving, read bursts with automatic deactivate for a read latency of 3 and a burst length of 8.

two-bank column-access operation

The availability of two banks allows the access of data from random starting columns between banks at a higher rate of operation. After activating each bank with a row address (ACTV command), A11 can be used to alternate read or write commands between the banks to provide gapless accesses at the CLK frequency, provided all specified timing requirements are met. Figure 26 is an example of two-bank, column-interleaving, read bursts for a read latency of 3 and a burst length of 2.

bank deactivation (precharge)

Both banks can be deactivated (placed in precharge) simultaneously by using the DCAB command. A single bank can be deactivated by using the DEAC command. The DEAC command is entered identically to the DCAB command except that A10 must be low and A11 is used to select the bank to be precharged as shown in Table 1. A bank can also be deactivated automatically by using A10 during a read or write command. If A10 is held high during the entry of a read or write command, the accessed bank (selected by A11) is deactivated automatically upon completion of the access burst. If A10 is held low during the entry of a read or write command, that bank remains active following the burst. The read and write commands with automatic deactivation are denoted as READ-P and WRT-P.

chip select (CS)

 $\overline{\text{CS}}$ can be used to select or deselect the '626162 for command entry, which might be required for multiple-memory-device decoding. If $\overline{\text{CS}}$ is held high on the rising edge of CLK (DESL command), the device does not respond to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, or $\overline{\text{W}}$ until the device is selected again. Device select is accomplished by holding $\overline{\text{CS}}$ low on the rising edge of CLK. Any other valid command can be entered simultaneously on the same rising CLK edge of the select operation. The device can be selected/deselected on a cycle-by-cycle basis (see Table 1 and $\overline{\text{Table 2}}$). The use of $\overline{\text{CS}}$ does not affect an access burst that is in progress; the DESL command can restrict only $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{W}}$ input to the '626162.


data mask

The mask command, or its opposite, the data-in enable (ENBL) command (see Table 3), is performed on a cycle-by-cycle basis to gate any individual data cycle within a read burst or a write burst. DQML controls DQ0–DQ7, and DQMU controls DQ8–DQ15. The application of DQMx to a write burst has no latency ($n_{DID} = 0$ cycle), but the application of DQMx to a read burst has a latency of $n_{DOD} = 2$ cycles. During a write burst, if DQMx is held high on the rising edge of CLK, the data-input is ignored on that cycle. During a read burst, if DQMx is held high on the rising edge of CLK, then n_{DOD} cycles after the rising edge of CLK, the data-output will be in the high-impedance state. Figure 16, Figure 29, Figure 30, Figure 31, and Figure 32 show examples of data-mask operations.



setting the mode register

The '626162 contains a mode register that must be programmed with the read latency, the burst type, and the burst length. This is accomplished by executing a mode-register set (MRS) command with the information entered on address lines A0–A9. A logic 0 must be entered on A7 and A8. A10 and A11 are don't care entries for the '626162. When A9 = 1, the write-burst length is always 1. When A9 = 0, the write-burst length is defined by A0–A2. Figure 1 shows the valid combinations for a successful MRS command. Only valid addresses allow the mode register to be changed. If the addresses are not valid, the previous contents of the mode register remain unaffected. The MRS command is executed by holding \overline{RAS} , \overline{CAS} , and \overline{W} low and the input-mode word valid on A0–A9 on the rising edge of CLK (see Table 1). The MRS command can be executed only when both banks are deactivated.



[†] All other combinations are reserved.

Figure 1. Mode-Register Programming

refresh

The '626162 must be refreshed at intervals not exceeding t_{REF} (see timing requirements) or data cannot be retained. Refresh can be accomplished by performing a read or write access to every row in both banks, or by performing 4096 autorefresh (REFR) commands. Regardless of the method used, refresh must be accomplished before t_{RFF} has expired.

autorefresh (REFR)

Before performing a REFR operation, both banks must be deactivated (placed in precharge). To enter a REFR command, \overline{RAS} and \overline{CAS} must be low and \overline{W} must be high upon the rising edge of CLK (see Table 1). The refresh address is generated internally such that after 4096 REFR commands, both banks of the '626162 have been refreshed. The external address and bank select (A11) are ignored. The execution of a REFR command automatically deactivates both banks upon completion of the internal autorefresh cycle. This allows consecutive REFR-only commands to be executed, if desired, without any intervening DEAC commands. The REFR commands do not necessarily have to be consecutive, but all 4096 must be completed before t_{RFF} expires.



[‡] See the timing requirements for minimum valid read latencies based on maximum frequency rating.

CLK-suspend/power-down mode

For normal device operation, CKE must be held high to enable CLK. If CKE goes low during the execution of a read or write operation, the DQ bus occurring at the immediate next rising edge of CLK is frozen at its current state. No further inputs are accepted until CKE returns high; this is known as a CLK-suspend operation, and its execution is denoted as a HOLD command. The device resumes operation from the point at which it was placed in suspension, beginning with the second rising edge of CLK after CKE returns high.


If CKE is brought low when no read or write command is in progress, the device enters the power-down mode. If both banks are deactivated when the power-down mode is entered, power consumption is reduced to the minimum. Power-down mode can be used during row-active or autorefresh periods to reduce input-buffer power. After power-down mode is entered, no further inputs are accepted until CKE returns high. To ensure that data in the device remains valid, the power-down mode must be exited periodically to meet the requirements described earlier for device refresh. When exiting power-down mode, new commands can be entered on the first CLK edge after CKE returns high, provided that the setup time (t_{CESP}) is satisfied. Table 2 shows the command configuration for a CLK-suspend/power-down operation; Figure 17, Figure 18, and Figure 35 show examples of the procedure.

interrupted bursts

A read burst or write burst can be interrupted before the burst sequence has been completed with no adverse effects to the operation. This is accomplished by entering certain superseding commands as listed in Table 7 and Table 8, provided that all timing requirements are met. A DEAC command is considered an interrupt only if it is issued to the same bank as the preceding READ or WRT command. The interruption of a READ-P or a WRT-P operation is not supported.

Table 7. Read-Burst Interruption

INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING READ BURST
READ, READ-P	Current output cycles continue until the programmed latency from the superseding READ (READ-P) command is met and new output cycles begin (see Figure 2).
WRT, WRT-P	The WRT (WRT-P) command immediately supersedes the read burst in progress. To avoid data contention, DQMx must be held high before the WRT (WRT-P) command to mask output of the read burst on cycles (n _{CCD} -1), n _{CCD} , and (n _{CCD} +1), assuming that there is any output on these cycles (see Figure 3).
DEAC, DCAB	The DQ bus is in the high-impedance state when n _{HZP} cycles are satisfied or when the read burst completes, whichever occurs first (see Figure 4).




NOTE A: For this example, assume read latency = 3 and burst length = 4.

Figure 2. Read Burst Interrupted by Read Command




interrupted bursts (continued)



- NOTES: A. For this example, assume read latency = 3 and burst length = 4.
 - B. DQMx must be high to mask output of the read burst on cycles $(n_{CCD} 1)$, n_{CCD} , and $(n_{CDD} + 1)$.

Figure 3. Read Burst Interrupted by Write Command




NOTE A: For this example, assume read latency = 3 and burst length = 4.

Figure 4. Read Burst Interrupted by DEAC Command

Table 8. Write-Burst Interruption


INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING WRITE BURST						
READ, READ-P	Data that was input on the previous cycle is written; no further data inputs are accepted (see Figure 5).						
WRT, WRT-P	The new WRT (WRT-P) command and data inputs immediately supersede the write burst in progress (see Figure 6).						
DEAC, DCAB	The DEAC/DCAB command immediately supersedes the write burst in progress. DQMx must be used to mask the DQ bus such that the write recovery specification (t _{RWL}) is not violated by the interrupt (see Figure 7).						

interrupted bursts (continued)




NOTE A: For this example, assume read latency = 3 and burst length = 4.

Figure 5. Write Burst Interrupted by Read Command



NOTE A: For this example, assume burst length = 4.

Figure 6. Write Burst Interrupted by Write Command



NOTE A: For this example, assume burst length = 4.

Figure 7. Write Burst Interrupted by DEAC/DCAB Command



SMJ626162 524288 BY 16-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SGMS737C - JULY 1997 - REVISED MARCH 1999

power up

Device initialization should be performed after a power up to the full V_{CC} level; however, after power is established, a 200- μ s interval is required (with no inputs other than CLK). After this interval, both banks of the device must be deactivated. Eight REFR commands must be performed and the mode register must be set to complete the device initialization.



absolute maximum ratings over ambient temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	– 0.5 V to 4.6 V
Supply voltage range for output drivers, V _{CCQ}	– 0.5 V to 4.6 V
Voltage range on any input pin (see Note 1)	– 0.5 V to 4.6 V
Voltage range on any output pin	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Short-circuit output current	50 mA
Power dissipation	1 W
Ambient temperature range, T _A	– 55°C to 125°C
Storage temperature range, T _{sto}	– 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	3.135	3.3	3.465	V
Vccq	Supply voltage for output drivers‡	3.135	3.3	3.465	V
VSS	Supply voltage		0		V
VssQ	Supply voltage for output drivers		0		V
VIH	High-level input voltage	2		V _{CC} + 0.3	V
VIL	Low-level input voltage	- 0.3		0.8	V
TA	Ambient temperature	- 55		125	°C

 $[\]overline{^{\ddagger}V_{CCQ}} \le V_{CC} + 0.3 V$



electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (see Note 2)

	DADAMETED	TECT COME	NTIONS	'6261	62-12	'6261	62-15	'62616	52-20	UNIT
	PARAMETER	TEST COND	ITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	I _{OH} = -2 mA		2.4		2.4		2.4		٧
VOL	Low-level output voltage	I _{OL} = 2 mA			0.4		0.4		0.4	V
ΙĮ	Input current (leakage)	$0 \text{ V} \le \text{V}_{\text{I}} \le \text{V}_{\text{CC}},$ All other pins = 0 V to V _C	cc		±10		±10		±10	μΑ
IO	Output current (leakage)	$0 \text{ V} \leq \text{V}_{O} \leq \text{V}_{CCQ}$, Outp	ut disabled		±10		±10		±10	μΑ
loor	Average read or	Burst length = 1, t _{RC} ≥ t _{RC} MIN, l _{OH} /l _{OL} = 0 mA,	Read latency = 2		85		75		70	mA
ICC1	write current	One bank activated (see Note 3)	Read latency = 3		100		95		85	IIIA
ICC2P	Precharge standby	$CKE \le V_{IL} MAX, t_{CK}$		2		2		2		
I _{CC2PS}	current in power-down mode	CKE and CLK \leq V _{IL} MA t _{CK} = ∞ (see Note 5)		2		2		2	mA	
I _{CC2N}	Precharge standby	CKE $\geq V_{IH}$ MIN, t_{CK}		40		35		30		
I _{CC2NS}	current in nonpower-down mode	$CKE \ge V_{IH} MIN$, CLK $t_{CK} = \infty$ (see Note 5)	S ≤ V _{IL} MAX,		2		2		2	mA
I _{CC3P}	Active standby current in	CKE ≤ V _{IL} MAX, t _{CK} One bank activated (see	= MIN Note 4)		10		10		10	mA
I _{CC3PS}	power-down mode	CKE and CLK ≤ V _{IL} MAX One bank activated (see			10		10		10	IIIA
I _{CC3N}	Active standby current in	CKE ≥ V _{IH} MIN, t _{CK} One bank activated (see	= MIN Note 4)		55		45		40	mA
I _{CC3NS}	nonpower-down mode	$t_{CK} = \infty$, One bank activity	X ≤ V _{IL} MAX, vated (see Note 5)		15		15		15	IIIA
looa	Burst current	Continuous burst, IOH/IOL = 0 mA, All banks activated,	Read latency = 2		165		130		110	mA
ICC4	Duist cuitetit	n _{CCD} = one cycle (see Note 6)	Read latency = 3		210		175		150	IIIA
loos	Autorofrosh	tno > tno MIN	Read latency = 2		120		100		80	mΛ
ICC5	Autorefresh	t _{RC} ≥ t _{RC} MIN	Read latency = 3		120		100		80	mA

NOTES: 2. All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid.

- 3. Control and address inputs change state twice during t_{RC}.
- 4. Control and address inputs change state once every $2\times t_{\mbox{\footnotesize{CK}}}.$
- 5. Control and address inputs do not change state (stable).
- 6. Control and address inputs change state once every cycle.



capacitance over recommended ranges of supply voltage and ambient temperature,

	PARAMETER	MIN	MAX	UNIT
C _{i(S)}	Input capacitance, CLK input		8	pF
C _{i(AC)}	Input capacitance, address and control inputs: A0–A11, CS, DQMx, RAS, CAS, W		8	pF
C _{i(E)}	Input capacitance, CKE input		8	pF
Co	Output capacitance		10	pF

NOTE 7: Capacitance is sampled only at initial design and after any major changes. Samples are tested at 0 V and 25°C with a 1-MHz signal applied to the pin under test. All other pins are open.

ac timing requirements^{†‡}

f = 1 MHz (see Note 7)

			'626	162-12	'626	162-15	'626	162-20	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
	Cycle time, CLK (system clock)	Read latency = 2	15		20		30		no
tCK	Cycle time, CER (system clock)	Read latency = 3	12		15		20		ns
^t CKH	Pulse duration, CLK (system clock) high	4		4		4		ns	
^t CKL	Pulse duration, CLK (system clock) low		4		4		4		ns
1440	Access time, CLK ↑ to data out	Read latency = 2		9		15		20	ns
^t AC	(see Note 8)	Read latency = 3		8		9		10	113
t_{LZ}	Delay time, CLK to DQ in the low-impedance	ce state (see Note 9)	0		0		0		ns
t	Delay time, CLK to DQ in the	Read latency = 2		8		14		15	ns
^t HZ	high-impedance state (see Note 10)	Read latency = 3		8		11		12	113
t _{DS}	Setup time, data input	3		4		4		ns	
t _{AS}	Setup time, address		3		4		4		ns
tCS	Setup time, control input (CS, RAS, CAS, V	V, DQMx)	3		4		4		ns
tCES	Setup time, CKE (suspend entry/exit, power	er-down entry)	3		4		4		ns
^t CESP	Setup time, CKE (power-down/self-refresh	exit) (see Note 11)	10		10		10		ns
tOH	Hold time, CLK ↑ to data out		1.5		2		2		ns
^t DH	Hold time, data input		2		2		2		ns
^t AH	Hold time, address		2		2		2		ns
^t CH	Hold time, control input (CS, RAS, CAS, W	, DQMx)	2		2		2		ns
^t CEH	Hold time, CKE		2		2		2		ns
^t RC	REFR command to ACTV, MRS, or REFR of ACTV command to ACTV, MRS, or REFR of	96		120		160		ns	
^t RAS	ACTV command to DEAC or DCAB comma	60	100 000	75	100 000	100	100 000	ns	
^t RCD	ACTV command to READ or WRT comman	24		30		40		ns	
t _{RP}	DEAC or DCAB command to ACTV, MRS,	or REFR command	36		45		60		ns

[†] See Parameter Measurement Information for load circuits.

- NOTES: 8. tAC is referenced from the rising transition of CLK that precedes the data-out cycle. For example, the first data-out tAC is referenced from the rising transition of CLK that is one cycle before read latency for the READ command. Access time is measured at output reference level 1.4 V.
 - 9. t_{1.7} is measured from the rising transition of CLK that is one cycle before read latency for the READ command.
 - 10. t_{HZ} (MAX) defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.
 - 11. See Figure 18.
 - 12. For read or write operations with automatic deactivate, t_{RCD} must be set to satisfy minimum t_{RAS}.



[‡] All references are made to the rising transition of CLK unless otherwise noted.

ac timing requirements^{†‡} (continued)

		'6261	62-12	'6261	62-15	'62616	62-20	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t APR	Final data out of READ-P operation to ACTV, MRS, or REFR command	t _{RP} + (n _{EP} × t _{CK})						ns
tAPW	Final data in of WRT-P operation to ACTV, MRS, or REFR command	t _{RP} + t _{CK}						ns
t _{RWL}	Final data in to DEAC or DCAB command	24		30		40		ns
tRRD	ACTV command for one bank to ACTV command for the other bank	24		30		40		ns
tŢ	Transition time, all inputs (see Note 13)	1	5	1	5	1	5	ns
tREF	Refresh interval		32		32		32	ms

[†] See Parameter Measurement Information for load circuits.

clock timing requirements‡§

			'6261	62-12	'62616	62-15	'62616	62-20	3-1111	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT§	
200	Final data out to DEAC or	Read latency = 2	-1		-1		-1		cycles	
nEP	DCAB command	Read latency = 3	-2		-2		-2		Cycles	
21.122	DEAC or DCAB interrupt of	Read latency = 2	2		2		2		avalaa	
I''HZP	nHZP data-out burst to DQ in the high-impedance state	Read latency = 3	3		3		3		cycles	
nCCD	READ or WRT command to inte command	1		1		1		cycles		
nCWL	Final data in to READ or WRT of	ommand in either bank	1		1		1		cycles	
nWCD	WRT command to first data in		0	0	0	0	0	0	cycles	
nDID	ENBL or MASK command to da	ta in	0	0	0	0	0	0	cycles	
nDOD	ENBL or MASK command to da	ta out	2	2	2	2	2	2	cycles	
nCLE	HOLD command to suspended HOLD operation exit to entry of	1	1	1	1	1	1	cycles		
n _{RSA}	MRS command to ACTV, REFR	2		2		2		cycles		
nCDD	DESL command to control input	inhibit	0	0	0	0	0	0	cycles	

[‡] All references are made to the rising transition of CLK unless otherwise noted.


[‡] All references are made to the rising transition of CLK unless otherwise noted.

NOTE 13: Transition time (rise and fall) should be a minimum of 1 ns and a maximum of 5 ns measured between V_{IH} MIN and V_{IL} MAX. This is ensured by design but not tested.

[§] A CLK cycle can be considered as contributing to a timing requirement for those parameters defined in cycle units only when not gated by CKE (those CLK cycles occurring during the time when CKE is asserted low).

PARAMETER MEASUREMENT INFORMATION

The ac timing measurements are based on signal rise and fall times equal to 1 ns ($t_T = 1$ ns) and a midpoint reference level of 1.4 V for LVTTL. For signal rise and fall times greater than 1 ns, the reference level is changed to V_{IH} MIN and V_{IL} MAX instead of the midpoint level. All specifications referring to READ commands are also valid for READ-P commands unless otherwise noted. All specifications referring to WRT commands are also valid for WRT-P commands unless otherwise noted. All specifications referring to consecutive commands are specified as consecutive commands for the same bank unless otherwise noted.



NOTE A: Series termination resistors may be used on test hardware for output impedance matching purposes.

Figure 8. LVTTL-Load Circuit




Figure 9. Input-Attribute Parameters






Figure 10. Output Parameters






Figure 11. Command-to-Command Parameters

PARAMETER MEASUREMENT INFORMATION




NOTE A: For this example, assume read latency = 3 and burst length = 4.

Figure 12. Read Followed by Deactivate



NOTE A: For this example, assume read latency = 3 and burst length = 1.

Figure 13. Read With Auto-Deactivate



NOTE A: For this example, assume burst length = 1.

Figure 14. Write Followed By Deactivate







Figure 15. Write With Auto-Deactivate



NOTE A: For this example, assume read latency = 3 and burst length = 4.

Figure 16. DQ Masking




Figure 17. CLK-Suspend Operation







Figure 18. Power-Down Operation

NAMIC RANDOM-ACCESS MEMORY



[†] Column-address sequence depends on programmed burst type and starting column address C0 (see Table 5). NOTE A: This example illustrates minimum t_{RCD} and n_{EP} for the '626162-15 at 66 MHz.

ACTV T

CLK

DQ

DQMx

RAS

CAS

W

A10

A11

A0-A9

CS

CKE

BURST

TYPE (D/Q)

Q

BANK

(B/T)

Т

ROW

ADDR

R0

C0

C0 + 1

Figure 19. Read Burst (read latency = 3, burst length = 4)

DQ **DQMx** RAS CAS W CKE **BURST BANK BURST CYCLE**† **ROW TYPE** (D/Q) (B/T) **ADDR** а b С d g h D C0 + 3 C0 + 1C0 + 2C0 + 4C0 + 5C0 + 6

WRT T

ACTV T

NOTE A: This example illustrates minimum t_{RCD} and t_{RWL} for the '626162-15 at 66 MHz. Figure 20. Write Burst (burst length = 8)

† Column-address sequence depends on programmed burst type and starting column address C0 (see Table 6).

PARAMETER MEASUREMENT INFORMATION

DEAC T

READ B

DEAC B

ACTV B

В

В

D

Q

R0

R0

C0

C0 + 1

WRT B

†Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 4). NOTE A: This example illustrates minimum t_{RCD} and n_{EP} for the '626162-15 at 66 MHz.

C1

Figure 21. Write-Read Burst (read latency = 3, burst length = 2)

C1 + 1

PARAMETER MEASUREMENT INFORMATION

DYNAMIC RANDOM-ACCESS MEMORY

Q

D

Т

Т


R0

R0

C0

C0 + 1

C0 + 2



† Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 6). NOTE A: This example illustrates minimum tRCD for the '626162-15 at 66 MHz.

C0 + 3

C0 + 4

Figure 22. Read-Write Burst With Automatic Deactivate (read latency = 3, burst length = 8)

C0+6

C0+7

C1

C1+1 C1+2 C1+3 C1+4 C1+5 C1+6 C1+7

C0+5





Figure 23. Read Burst – Single Write With Automatic Deactivate (read latency = 3, burst length = 8)

Q



† Column-address sequence depends on programmed burst type and starting column address C0.

C0+1 C0+2 C0+3 C0+4 C0+5 C0+6 C0+7


NOTE A: This example illustrates minimum t_{RCD} for the '626162-15 at 66 MHz.

C0

R0

Figure 24. Read Burst – Full Page (read latency = 3, burst length = 256)

255



† Column-address sequence depends on programmed burst type and starting column address C0, C1, and C2 (see Table 6). NOTE A: This example illustrates minimum t_{RCD} for the '626162-15 at 66 MHz.

Figure 25. Two-Bank Row-Interleaving Read Bursts With Automatic Deactivate (read latency = 3, burst length = 8)

READ B READ B READ B ACTV B CLK DQ DQMx RAS CAS W R1 A10 A11 A0-A9 CS CKE **BURST BANK** ROW **BURST CYCLE**† TYPE (B/T) (D/Q) **ADDR** b d а С В Q R0 C0 C0 + 1Q Т C1 C1 + 1R1 C2 C2 + 1Q В R0

READ T

READ T


ACTV T

† Column-address sequence depends on programmed burst type and starting column address C0, C1, and C2 (see Table 4).

Figure 26. Two-Bank Column-Interleaving Read Bursts (read latency = 3, burst length = 2)

YNAMIC RANDOM-ACCESS MEMORY






BURST TYPE	BANK	ROW		BURST CYCLET						
(D/Q)	(B/T)	ADDR	а	b	С	d	е	f	g	h
Q D	B T	R0 R1	C0	C0 +1	C0 + 2	C0 + 3	C1	C1 + 1	C1+2	C1+3

†Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 5.) NOTE A: This example illustrates minimum t_{RCD}, n_{EP}, and t_{RWL} for the '626162-15 at 66 MHz.

Figure 27. Read-Burst Bank B, Write-Burst Bank T (read latency = 3, burst length = 4)




PARAMETER MEASUREMENT INFORMATION

524288 BY 16-BIT BY 2-BANK
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
SGMS737C - JULY 1997 - REVISED MARCH 1999

† Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 5). NOTE A: This example illustrates minimum n_{CWL} for the '626162-15 at 66 MHz.

Figure 28. Write-Burst Bank T, Read-Burst Bank B With Automatic Deactivate (read latency = 3, burst length = 4)

YNAMIC RANDOM-ACCESS MEMORY



BURST TYPE	BANK	ROW		BURST CYCLE†							
(D/Q)	(B/T)	ADDR	а	b	С	d	е	f	g	h	
Q	Т	R0	C0	C0+1	C0+2	C0+3					
D	Т	R1					C1	C1+1	C1+2	C1+3	

[†] Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 5). NOTE A: This example illustrates minimum t_{RCD} for the '626162-15 at 66 MHz.

Figure 29. Data Mask (read latency = 3, burst length = 4)

ACTV B READ B ACTV T READ B READ T READ B READ T CLK DQ0-DQ7 **DQML** DQ8-DQ15 Hi-Z **DQMU** RAS CAS W A11 CS CKE **BURST BANK BURST CYCLE**† **ROW TYPE** (D/Q) (B/T) **ADDR** d h b С g C0 Q Т R0 C0 + 1Q В C1 C1+1 R1 Q Т R0 C2 C1+1 Q В R1 C3 C3+1 † Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 4).


PARAMETER MEASUREMENT INFORMATION

524288 BY 16-BIT BY 2-BANK
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
SGMS737C - JULY 1997 - REVISED MARCH 1999

Figure 30. Data Mask With Byte Control (read latency = 3, burst length = 2)

DYNAMIC RANDOM-ACCESS MEMORY






BURST TYPE	BANK	ROW		BURST CYCLET							
(D/Q)	(B/T)	ADDR	а	b	С	d	е	f	g	h	
Q	Т	R0	C0	C0+1	C0+2	C0+3					
D	В	R1					C1	C1+1	C1+2	C1+3	

† Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 5). NOTE A: This example illustrates minimum t_{RCD} and n_{EP} read burst, and a minimum t_{RWL} write burst for the '626162-15 at 66 MHz.

Figure 31. Data Mask With Byte Control (read latency = 3, burst length = 4)



BANK BURST CYCLE† **ROW TYPE** (D/Q) (B/T) **ADDR** С h C0 Q Т R0 C0+1C0 + 2C0 + 3D В R1 C1 C1+1 C1+2 C1 + 3


† Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 5). NOTE A: This example illustrates minimum tRCD and tRWL for the '626162-15 at 66 MHz.

Figure 32. Data Mask With Cycle-by-Cycle Byte Control (read latency = 3, burst length = 4)

524288 BY 16-BIT BY 2-BANK
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
SGMS737C - JULY 1997 - REVISED MARCH 1990

DYNAMIC RANDOM-ACCESS MEMORY

PARAMETER MEASUREMENT INFORMATION



BURST TYPE	BANK	ROW	BURST CYCLE†			
(D/Q)	(B/T)	ADDR	а	b	С	d
Q	T	R0	C0	C0+1	C0+2	C0+3

† Column-address sequence depends on programmed burst type and starting column address C0 (see Table 5). NOTE A: This example illustrates minimuim t_{RC}, t_{RCD}, and n_{EP} for the '626162-15 at 66 MHz.

Figure 33. Refresh Cycles (read latency = 3, burst length = 4)

ACTV B

MRS

WRT-PB

† Column-address sequence depends on programmed burst type and starting column address C0 (see Table 5). NOTES: A. This example illustrates minimum t_{RP}, n_{RSA}, and t_{RCD} for the '626162-15 at 66 MHz.

DCAB

Figure 34. Set Mode Register (deactivate all, set mode register, write burst with automatic deactivate) (read latency = 3, burst length = 4)

PARAMETER MEASUREMENT INFORMATION

524 288 BY 16-BIT BY 2-BAT SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMOI SGMS737C - JULY 1997 - REVISED MARCH

B. See Figure 1.

ACTV T

READ T





Figure 35. CLK Suspend (HOLD) During Read Burst and Write Burst (read latency = 3, burst length = 4)

MECHANICAL DATA

HKD (R-CDFP-F50)

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. The leads will be gold plated.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated