

260-Pin BGA Com & Ind Temp POD I/O

144Mb SigmaDDR-IVe™ Burst of 2 Single-Bank ECCRAM™

Up to 933 MHz $1.2V \sim 1.3V V_{DD}$ $1.2V \sim 1.3V V_{DDO}$

Features

- 4Mb x 36 and 8Mb x 18 organizations available
- Organized as a single logical memory bank
- 933 MHz maximum operating frequency
- 933 MT/s peak transaction rate (in millions per second)
- 67 Gb/s peak data bandwidth (in x36 devices)
- Common I/O DDR Data Bus
- Non-multiplexed SDR Address Bus
- One operation Read or Write per clock cycle
- No address/bank restrictions on Read and Write ops
- Burst of 2 Read and Write operations
- 5 cycle Read Latency
- On-chip ECC with virtually zero SER
- Loopback signal timing training capability
- 1.2V ~ 1.3V nominal core voltage
- 1.2V ~ 1.3V POD I/O interface
- Configuration registers
- Configurable ODT (on-die termination)
- ZQ pin for programmable driver impedance
- ZT pin for programmable ODT impedance
- IEEE 1149.1 JTAG-compliant Boundary Scan
- 260-pin, 14 mm x 22 mm, 1 mm ball pitch, 6/6 RoHScompliant BGA package

SigmaDDR-IVe™ Family Overview

SigmaDDR-IVe ECCRAMs are the Common I/O half of the SigmaQuad-IVe/SigmaDDR-IVe family of high performance ECCRAMs. Although similar to GSI's third generation of networking SRAMs (the SigmaQuad-IIIe/SigmaDDR-IIIe family), these fourth generation devices offer several new features that help enable significantly higher performance.

Clocking and Addressing Schemes

The GS81314PT19/37GK SigmaDDR-IVe ECCRAMs are synchronous devices. They employ three pairs of positive and negative input clocks; one pair of master clocks, CK and \overline{CK} , and two pairs of write data clocks, KD[1:0] and \overline{KD} [1:0]. All six input clocks are single-ended; that is, each is received by a dedicated input buffer.

CK and $\overline{\text{CK}}$ are used to latch address and control inputs, and to control all output timing. KD[1:0] and $\overline{\text{KD}}$ [1:0] are used solely to latch data inputs.

Each internal read and write operation in a SigmaDDR-IVe B2 ECCRAM is two times wider than the device I/O bus. An input data bus de-multiplexer is used to accumulate incoming data before it is simultaneously written to the memory array. An output data multiplexer is used to capture the data produced from a single memory array read and then route it to the appropriate output drivers as needed. Therefore, the address field of a SigmaDDR-IVe B2 ECCRAM is always one address pin less than the advertised index depth (e.g. the 8M x 18 has 4M addressable index).

On-Chip Error Correction Code

GSI's ECCRAMs implement an ECC algorithm that detects and corrects all single-bit memory errors, including those induced by SER events such as cosmic rays, alpha particles, etc. The resulting Soft Error Rate of these devices is anticipated to be <0.002 FITs/Mb — a 5-order-of-magnitude improvement over comparable SRAMs with no on-chip ECC, which typically have an SER of 200 FITs/Mb or more.

All quoted SER values are at sea level in New York City.

Parameter Synopsis

| Speed Grade | Max Operating Frequency | ing Frequency Read Latency | | |
|-------------|-------------------------|----------------------------|----------------|--|
| -933 | 933 MHz | 5 cycles | 1.25V to 1.35V | |
| -800 | 800 MHz | 5 cycles | 1.15V to 1.35V | |



| 8M x | 18 | Pinout | (Top | View) |
|------|----|--------|------|-------|
|------|----|--------|------|-------|

| - | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
|---|------------------|------------------|------------------|-----------|-----------------|--------------------|--------------------|--------------------|-----------------|-----------|------------------|------------------|------------------|
| Α | V_{DD} | NU_{IO} | V_{DD} | NU_{I} | NC (RSVD) | MCH (CFG) | MRW | ZQ | PZT1 | NU_{I} | V_{DD} | DQINV0 | V_{DD} |
| В | V_{SS} | NU _{IO} | V_{SS} | NU_{I} | MCL | MCL | NC (RSVD) | MCL (SIOM) | PZT0 | NU_{I} | V_{SS} | DQ0 | V_{SS} |
| С | DQ17 | V _{DDQ} | NUI | V_{DDQ} | V _{SS} | SA13 | V_{DD} | SA14 | V_{SS} | V_{DDQ} | NUI | V_{DDQ} | NU _{IO} |
| D | V _{SS} | NU _{IO} | V_{SS} | NUI | SA19 | V_{DDQ} | NC (288 Mb) | V_{DDQ} | SA20 | NUI | V_{SS} | DQ1 | V_{SS} |
| Ε | DQ16 | V _{DDQ} | NUI | V_{DD} | V _{SS} | SA11 | V_{SS} | SA12 | V_{SS} | V_{DD} | NUI | V_{DDQ} | NU _{IO} |
| F | V _{SS} | NU _{IO} | V_{SS} | NUI | SA17 | V_{DD} | V_{DDQ} | V_{DD} | SA18 | NUI | V_{SS} | DQ2 | V_{SS} |
| G | DQ15 | NU _{IO} | NUI | NUI | V_{SS} | SA9 | NUI | SA10 | V _{SS} | NUI | NUI | DQ3 | NU _{IO} |
| Н | DQ14 | V_{DDQ} | NUI | V_{DDQ} | SA15 | V_{DDQ} | R/W | V_{DDQ} | SA16 | V_{DDQ} | NUI | V_{DDQ} | NU _{IO} |
| J | V _{SS} | NU _{IO} | V_{SS} | NUI | V_{SS} | SA7 | V_{SS} | SA8 | V _{SS} | NUI | V _{SS} | DQ4 | V_{SS} |
| K | CQ1 | V _{DDQ} | V _{REF} | V_{DD} | KD1 | V_{DD} | CK | V_{DD} | KD0 | V_{DD} | V _{REF} | V_{DDQ} | CQ0 |
| L | CQ1 | V _{SS} | QVLD1 | V_{SS} | KD1 | V_{DDQ} | CK | V_{DDQ} | KD0 | V_{SS} | QVLD0 | V_{SS} | CQ0 |
| М | V_{SS} | DQ13 | V_{SS} | NUI | V_{SS} | SA5 | V_{SS} | SA6 | V_{SS} | NUI | V_{SS} | NU _{IO} | V_{SS} |
| N | NU _{IO} | V_{DDQ} | NUI | V_{DDQ} | PLL | V_{DDQ} | LD | V_{DDQ} | MCL | V_{DDQ} | NUI | V_{DDQ} | DQ5 |
| Р | NU _{IO} | DQ12 | NUI | NUI | V_{SS} | SA3 | MZT | SA4 | V _{SS} | NUI | NUI | NU _{IO} | DQ6 |
| R | V_{SS} | DQ11 | V_{SS} | NUI | MCH | V_{DD} | V_{DDQ} | V_{DD} | RST | NU_{I} | V_{SS} | NU _{IO} | V_{SS} |
| T | NU _{IO} | V_{DDQ} | NUI | V_{DD} | V_{SS} | SA1 | V_{SS} | SA2 | V_{SS} | V_{DD} | NU _I | V_{DDQ} | DQ7 |
| U | V_{SS} | DQ10 | V_{SS} | NUI | NC (576 Mb) | V_{DDQ} | NC (RSVD) | V_{DDQ} | NC (1152 Mb) | NU_{I} | V_{SS} | NU _{IO} | V_{SS} |
| ٧ | NU _{IO} | V _{DDQ} | NUI | V_{DDQ} | V_{SS} | SA21 (x18) | V_{DD} | SA0 (B2) | V _{SS} | V_{DDQ} | NUI | V_{DDQ} | DQ8 |
| W | V _{SS} | DQ9 | V_{SS} | NUI | TCK | MCL | RCS | MCL | TMS | NUI | V_{SS} | NU _{IO} | V_{SS} |
| Υ | V _{DD} | DQINV1 | V_{DD} | NUI | TDO | NU | NC (RSVD) | MCL | TDI | NUI | V_{DD} | NU _{IO} | V_{DD} |

- 1. Pins 5B, 6B, 6W, 8W, 8Y, and 9N must be tied Low in this device.
- 2. Pin 5R must be tied High in this device.
- 3. Pin 6A is defined as mode pin CFG in the pinout standard. It must be tied High in this device to select x18 configuration.
- 4. Pin 8B is defined as mode pin SIOM in the pinout standard. It must be tied Low in this device to select Common I/O configuration.
- 5. Pin 6V is defined as address pin SA for x18 devices. It is used in this device.
- 6. Pin 8V is defined as address pin SA for B2 devices. It is used in this device.
- 7. Pin 7D is reserved as address pin SA for 288Mb devices. It is a true no-connect in this device.
- 8. Pin 5U is reserved as address pin SA for 576 Mb devices. It is a true no connect in this device.
- 9. Pin 9U is reserved as address pin SA for 1152 Mb devices. It is a true no connect in this device.



| 4M x 36 Pinout (| (Top View) |
|------------------|------------|
|------------------|------------|

| _ | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
|---|-----------------|------------------|------------------|--------------------|-----------------|--------------------------|--------------------|--------------------|-----------------|-----------|------------------|------------------|----------|
| Α | V_{DD} | DQINV3 | V_{DD} | NU_{I} | NC (RSVD) | MCL (CFG) | MRW | ZQ | PZT1 | NU_{I} | V_{DD} | DQINV0 | V_{DD} |
| В | V_{SS} | DQ35 | V_{SS} | NUI | MCL | MCL | NC (RSVD) | MCL (SIOM) | PZT0 | NUI | V_{SS} | DQ0 | V_{SS} |
| С | DQ26 | V_{DDQ} | NUI | V_{DDQ} | V _{SS} | SA13 | V_{DD} | SA14 | V_{SS} | V_{DDQ} | NUI | V _{DDQ} | DQ9 |
| D | V _{SS} | DQ34 | V_{SS} | NUI | SA19 | V_{DDQ} | NC (288 Mb) | V_{DDQ} | SA20 | NUI | V_{SS} | DQ1 | V_{SS} |
| Ε | DQ25 | V_{DDQ} | NUI | V_{DD} | V _{SS} | SA11 | V_{SS} | SA12 | V_{SS} | V_{DD} | NUI | V _{DDQ} | DQ10 |
| F | V _{SS} | DQ33 | V_{SS} | NUI | SA17 | V_{DD} | V_{DDQ} | V_{DD} | SA18 | NUI | V_{SS} | DQ2 | V_{SS} |
| G | DQ24 | DQ32 | NU _I | NUI | V_{SS} | SA9 | NUI | SA10 | V_{SS} | NUI | NUI | DQ3 | DQ11 |
| Н | DQ23 | V_{DDQ} | NUI | V_{DDQ} | SA15 | V_{DDQ} | R/W | V_{DDQ} | SA16 | V_{DDQ} | NUI | V _{DDQ} | DQ12 |
| J | V _{SS} | DQ31 | V_{SS} | NUI | V_{SS} | SA7 | V_{SS} | SA8 | V_{SS} | NUI | V _{SS} | DQ4 | V_{SS} |
| K | CQ1 | V_{DDQ} | V _{REF} | V_{DD} | KD1 | V_{DD} | CK | V_{DD} | KD0 | V_{DD} | V _{REF} | V _{DDQ} | CQ0 |
| L | CQ1 | V_{SS} | QVLD1 | V_{SS} | KD1 | V_{DDQ} | CK | V_{DDQ} | KD0 | V_{SS} | QVLD0 | V _{SS} | CQ0 |
| М | V _{SS} | DQ22 | V_{SS} | NUI | V_{SS} | SA5 | V_{SS} | SA6 | V_{SS} | NUI | V _{SS} | DQ13 | V_{SS} |
| N | DQ30 | V_{DDQ} | NUI | V_{DDQ} | PLL | V_{DDQ} | LD | V_{DDQ} | MCL | V_{DDQ} | NUI | V _{DDQ} | DQ5 |
| Р | DQ29 | DQ21 | NU _I | NUI | V_{SS} | SA3 | MZT | SA4 | V_{SS} | NUI | NUI | DQ14 | DQ6 |
| R | V_{SS} | DQ20 | V_{SS} | NU_{I} | MCH | V_{DD} | V_{DDQ} | V_{DD} | RST | NU_{I} | V_{SS} | DQ15 | V_{SS} |
| T | DQ28 | V _{DDQ} | NU _I | V_{DD} | V_{SS} | SA1 | V_{SS} | SA2 | V_{SS} | V_{DD} | NUI | V _{DDQ} | DQ7 |
| U | V _{SS} | DQ19 | V_{SS} | NUI | NC (576 Mb) | V_{DDQ} | NC (RSVD) | V_{DDQ} | NC (1152 Mb) | NUI | V _{SS} | DQ16 | V_{SS} |
| ٧ | DQ27 | V _{DDQ} | NU _I | V_{DDQ} | V_{SS} | NU _I (x18) | V_{DD} | SA0 (B2) | V _{SS} | V_{DDQ} | NUI | V _{DDQ} | DQ8 |
| W | V _{SS} | DQ18 | V_{SS} | NUI | TCK | MCL | RCS | MCL | TMS | NUI | V _{SS} | DQ17 | V_{SS} |
| Υ | V _{DD} | DQINV2 | V_{DD} | NU _I | TDO | NU | NC (RSVD) | MCL | TDI | NUI | V_{DD} | DQINV1 | V_{DD} |

- 1. Pins 5B, 6B, 6W, 8W, 8Y, and 9N must be tied Low in this device.
- 2. Pin 5R must be tied High in this device.
- 3. Pin 6A is defined as mode pin CFG in the pinout standard. It must be tied Low in this device to select x36 configuration.
- 4. Pin 8B is defined as mode pin SIOM in the pinout standard. It must be tied Low in this device to select Common I/O configuration.
- 5. Pin 6V is defined as address pin SA for x18 devices. It is unused in this device, and must be left unconnected or driven High.
- 6. Pin 8V is defined as address pin SA for B2 devices. It is used in this device.
- 7. Pin 7D is reserved as address pin SA for 288Mb devices. It is a true no-connect in this device.
- 8. Pin 5U is reserved as address pin SA for 576 Mb devices. It is a true no connect in this device.
- 9. Pin 9U is reserved as address pin SA for 1152 Mb devices. It is a true no connect in this device.



Pin Description

| Symbol | Description | Туре |
|-------------------------------------|---|--------|
| SA[21:0] | Address — Read or write address is registered on ↑CK. | Input |
| DQ[35:0] | Write/Read Data — Registered on ↑KD and ↑KD during Write operations; aligned with ↑CQ and ↑CQ during Read operations. DQ[17:0] - x18 and x36. DQ[35:18] - x36 only. | I/O |
| DQINV[3:0] | Write/Read Data Inversion — Registered on ↑KD and ↑KD (along with write data) during Write operations; indicate if the associated write data byte is inverted (DQINVx = 1) or not (DQINVx = 0). Aligned with ↑CQ and ↑CQ (along with read data) during Read operations; indicate if the associated read data byte is inverted (DQINVx = 1) or not (DQINVx = 0). DQINV0 - associated with DQ[8:0] in x18 and x36. DQINV1 - associated with DQ[17:9] in x18 and x36. DQINV2 - associated with DQ[26:18] in x36 only. DQINV3 - associated with DQ[35:27] in x36 only. Note: Treated as NU I/Os when Data Inversion is disabled. | I/O |
| QVLD[1:0] | Read Data Valid — Driven high one half cycle before valid read data. | Output |
| CK, CK | Primary Input Clocks — Dual single-ended. Used for latching address and control inputs, for internal timing control, and for output timing control. | Input |
| <u>KD</u> [1:0], KD[1:0] | Write Data Input Clocks — Dual single-ended. Used for latching write data inputs. KD0, KD0: latch DQ[17:0], DQINV[1:0] in x36, and DQ[8:0], DQINV0 in x18. KD1, KD1: latch DQ[35:18], DQINV[3:2] in x36, and DQ[17:9], DQINV1 in x18. | Input |
| <u>CQ</u> [1:0], <u>CQ</u> [1:0] | Read Data Output Clocks — Free-running output (echo) clocks, tightly aligned with read data outputs. Facilitate source-synchronous operation. CQ0, CQ0: align with DQ[17:0], DQINV[1:0] in x36, and DQ[8:0], DQINV0 in x18. CQ1, CQ1: align with DQ[35:18], DQINV[3:2] in x36, and DQ[17:9], DQINV1 in x18. | Output |
| LD | Load Enable — Registered on↑CK. See the Clock Truth Table for functionality. | Input |
| R/W | Read / Write Enable — Registered on ↑CK. See the Clock Truth Table for functionality. | Input |
| MRW | Mode Register Write — Registered on↑CK. Can be used synchronously or asynchronously to enable Register Write Mode. See the State and Clock Truth Tables for functionality. | Input |
| PLL | PLL Enable — Weakly pulled High internally. PLL = 0: disables internal PLL. PLL = 1: enables internal PLL. | Input |
| RST | Reset — Holds the device inactive and resets the device to its initial power-on state when asserted High. Weakly pulled Low internally. | Input |
| ZQ | Driver / ODT Impedance Control Resistor Input — Must be connected to V _{SS} through an external resistor RQ to program driver and ODT impedances. | Input |
| RCS | Current Source Resistor Input — Must be connected to V_{SS} through an external $2K\Omega$ resistor to provide an accurate current source for the PLL. | Input |



| Symbol | Description | Туре |
|------------------|--|--------|
| MZT | ODT Mode Select — Sets the default ODT state globally for all input groups during power-up and reset. Must be tied High or Low. MZT = 0: disables ODT on all input groups, regardless of PZT[1:0]. MZT = 1: enables ODT on select input groups, as specified by PZT[1:0]. Note: The ODT state for each input group can be changed at any time via the Configuration Registers. | Input |
| PZT[1:0] | ODT Configuration Select — Set the default ODT state for various combinations of input groups during power-up and reset, when MZT = 1. Must be tied High or Low. PZT[1:0] = 00: enables ODT on write data only. PZT[1:0] = 01: enables ODT on write data and input clocks. PZT[1:0] = 10: enables ODT on write data, address, and control. PZT[1:0] = 11: enables ODT on write data, input clocks, address, and control. Note: The ODT state for each input group can be changed at any time via the Configuration Registers. | Input |
| V _{DD} | Core Power Supply | _ |
| V _{DDQ} | I/O Power Supply | _ |
| V _{REF} | Input Reference Voltage — Input buffer reference voltage. | _ |
| V _{SS} | Ground | _ |
| TCK | JTAG Clock — Weakly pulled Low internally. | Input |
| TMS | JTAG Mode Select — Weakly pulled High internally. | Input |
| TDI | JTAG Data Input — Weakly pulled High internally. | Input |
| TDO | JTAG Data Output | Output |
| MCH | Must Connect High — May be tied to V_{DDQ} directly or via a $1k\Omega$ resistor. | Input |
| MCL | Must Connect Low — May be tied to V_{SS} directly or via a $1k\Omega$ resistor. | Input |
| NC | No Connect — There is no internal chip connection to these pins. They may be left unconnected, or tied/ driven High or Low. | _ |
| NUI | Not Used Input — There is an internal chip connection to these input pins, but they are unused by the device. They are pulled High internally. They may be left unconnected or tied/driven High. They should not be tied/driven Low. | Input |
| NU _{IO} | Not Used Input/Output — There is an internal chip connection to these I/O pins, but they are unused by the device. The drivers are tri-stated internally. They are pulled High internally. They may be left unconnected or tied/driven High. They should not be tied/driven Low. | I/O |



Initialization Summary

Prior to functional use, these devices must first be initialized and configured. The steps described below will ensure that the internal logic has been properly reset, and that functional timing parameters have been configured.

Flow Chart Power-Up Reset SRAM Wait for Calibrations Enable PLL Wait for Lock Training No Required? Yes Address / Control Input Training Read Data Output Training Write Data Input Training Additional Configuration Normal Operation No

- MZT and PZT[1:0] mode pins are used to set the default ODT state of all input groups at power-up, and whenever RST is asserted High. The ODT state for each input group can be changed any time thereafter using Register Write Mode to program certain bits in the Configuration Registers.
- Calibrations are performed for driver impedance, ODT impedance, and the PLL current source immediately after RST is de-asserted Low. The calibrations can take up to 384K cycles total. See the Power-Up and Reset Requirements section for more information.
- 3. The PLL can be enabled by the PLL pin, or by the PLL Enable (PLE) bit in the Configuration Registers. See the PLL Operation section for more information.
- 4. If the PLE register bit is used to enable the PLL, then Register Write Mode will likely have to be utilized in the "Asynchronous, Pre-Input Training" method in order to change the state of the bit, since Address / Control Input Training has not yet been performed. See the Configuration Registers section for more information.
- 5. It can take up to 64K cycles for the PLL to lock after it has been enabled.
- Special Loopback Modes are available in these devices to perform Address / Control Input Training; they are selected and enabled via the Loopback Mode Select (LBK[1:0]) and Loopback Mode Enable (LBKE) bits in the Configuration Registers.
- If Loopback Modes are used to perform Address / Control Input Training, then Register Write Mode will likely have to be utilized in the "Asynchronous, Pre-Input Training" method in order to change the states of the LBK[1:0] and LBKE register bits.
- Loopback Modes can also be used for Read Data Output Training, if desired.
 See the Signal Timing Training and Loopback Mode sections for more information.
- 9. "Additional Configuration" includes programming the Read Latency to 5 cycles (which is required by these devices), and any other configuration changes required by the system. Since this step is performed after Address / Control Input Training, Register Write Mode can be utilized in the "Asynchronous, Post-Input Training" method (or perhaps the "Synchronous" method, if the synchronous timing requirements can be met at the particular operating frequency).
- 10. It is up to the system to determine if/when re-training is necessary.



Power-Up and Reset Requirements

For reliability purposes, power supplies must power up simultaneously, or in the following sequence:

 V_{SS} , V_{DD} , V_{DDQ} , V_{REF} and inputs.

Power supplies must power down simultaneously, or in the reverse sequence.

After power supplies power up, the following start-up sequence must be followed.

Step 1: Assert RST High for at least 1ms.

While RST is asserted high:

- The PLL is disabled.
- The states of \overline{LD} , R/W, and MRW control inputs are ignored.

Note: If possible, RST should be asserted High before input clocks begin toggling, and remain asserted High until input clocks are stable and toggling within specification, in order to prevent unstable, out-of-spec input clocks from causing trouble in the SRAM.

Step 2: Begin toggling input clocks.

After input clocks begin toggling, but not necessarily within specification:

- DQ are placed in the non-Read state, and remain so until the first Read operation.
- QVLD are driven Low, and remain so until the first Read operation.
- CQ, \overline{CQ} begin toggling, but not necessarily within specification.

Step 3: Wait until input clocks are stable and toggling within specification.

Step 4: De-assert RST Low.

Step 5: Wait at least 384K (393,216) cycles.

During this time:

- Driver and ODT impedances are calibrated. Can take up to 320K cycles.
- The current source for the PLL is calibrated (based on RCS pin). Can take up to 64K cycles.

Step 6: Enable the PLL.

Step 7: Wait at least 64K (65,536) cycles for the PLL to lock.

After the PLL has locked:

• CQ, \overline{CQ} begin toggling within specification.

Step 8: Continue initialization (see the Initialization Flow Chart).

Reset Usage

Although not generally recommended, RST may be asserted High at any time after completion of the initial power-up sequence described above, to reset the SRAM control logic to its initial power-on state. However, whenever RST is subsequently de-asserted Low, as in step 4 above, steps 5~7 above must be followed before normal operation is resumed. It is up the system to determine whether further re-initialization beyond step 7 (as outlined in the Initialization Flow Chart) is required before normal operation is resumed.

Note: Memory array content may be perturbed/corrupted when RST is asserted High.



PLL Operation

A PLL is implemented in these devices to control all output timing. It uses the CK input clock as a source, and is enabled when all of the following conditions are met:

- 1. RST is de-asserted Low, and
- 2. Either the PLL Enable pin (PLL) or the PLL Enable register bit (PLE) is asserted High, and
- 3. CK cycle time \leq t_{KHKH} (max), as specified in the AC Timing Specifications section.

Once enabled, the PLL requires 64K stable clock cycles in order to lock/synchronize properly.

When the PLL is enabled, it aligns output clocks and read data to input clocks (with some fixed delay), and it generates all mid-cycle output timing. See the Output Timing section for more information.

The PLL can tolerate changes in input clock frequency due to clock jitter (i.e. such jitter will not cause the PLL to lose lock/ synchronization), provided the cycle-to-cycle jitter does not exceed 200ps (see "t_{KJITcc}" in the AC Timing Specifications section for more information). However, the PLL must be resynchronized (i.e. disabled and then re-enabled) whenever the nominal input clock frequency is changed.

The PLL is disabled when any of the following conditions are met:

- 1. RST is asserted High, or
- 2. Both the PLL Enable pin (PLL) and the PLL Enable register bit (PLE) are deasserted Low, or
- 3. CK is stopped for at least 30ns, or CK cycle time \geq 30ns.

On-Chip Error Correction

These devices implement a single-error correct, single-error detect (SEC-SED) ECC algorithm (specifically, a Hamming Code) on each 18-bit data word transmitted in DDR fashion on each 9-bit data bus (i.e., transmitted on D/Q[8:0], D/Q[17:9], D/Q[26:18], and D/Q[35:27]). To accomplish this, 5 ECC parity bits (invisible to the user) are utilized per every 18 data bits (visible to the user). As such, these devices actually comprise 184Mb of memory, of which 144Mb are visible to the user.

The ECC algorithm cannot detect multi-bit errors. However, these devices are architected in such a way that a single SER event very rarely causes a multi-bit error across any given "transmitted data unit", where a "transmitted data unit" represents the data transmitted as the result of a single read or write operation to a particular address. The extreme rarity of multi-bit errors results in the SER mentioned previously (i.e., <0.002 FITs/Mb, measured at sea level).

Not only does the on-chip ECC significantly improve SER performance, but it can also free up the entire memory array for data storage. Very often SRAM applications allocate 1/9th of the memory array (i.e., one "error bit" per eight "data bits", in any 9-bit "data byte") for error detection (either simple parity error detection, or system-level ECC error detection and correction). Depending on the application, such error-bit allocation may be unnecessary in these devices, in which case the entire memory array can be utilized for data storage, effectively providing 12.5% greater storage capacity compared to SRAMs of the same density not equipped with on-chip ECC.



Configuration Registers

These devices utilize a set of registers for device configuration. The configuration registers are written via **Register Write Mode**, which is initiated by asserting MRW High and \overline{LD} Low. When Register Write Mode is utilized, up to sixteen distinct 6-bit registers can be programmed using SDR timing on the SA[10:1] address input pins. The DQ data input pins are not used.

Note: Register Write Mode only provides the ability to write the configuration registers. The ability to read the configuration registers is provided via a private JTAG instruction and register. Please contact GSI for more information.

Register Write Mode can be utilized in two ways:

- 1. **Asynchronous Method**: MRW is driven asynchronously, such that is does not meet setup and hold time specs to ↑CK.
- 2. **Synchronous Method**: MRW is driven synchronously, such that is meets setup and hold time specs to ↑CK.

Regardless how Register Write Mode is utilized, at least 16 NOPs must be initiated before beginning a Register Write sequence, to ensure any previous Read and Write operations are completed before the sequence begins. And, at least 16 NOPs must be initiated after completing a Register Write sequence and before initiating Read and Write operations, and before utilizing Loopback Mode, to allow sufficient time for the newly programmed register settings to take effect.

Register Write Mode Utilization - Asynchronous Method

Register Write Mode can be utilized asynchronously up to the full operating speed of the device. When Register Write Mode is utilized asynchronously, there are two cases to consider:

- 1. **Pre Input Training:** SA[10:1], \overline{LD} , R/\overline{W} are driven such that they do not meet setup and hold time specs to $\uparrow CK$.
- 2. **Post Input Training**: SA[10:1], \overline{LD} , R/ \overline{W} are driven such that they meet setup and hold time specs to \uparrow CK.

Each case is examined separately below.

Pre Input Training Requirements

In this case, MRW, \overline{LD} , R/ \overline{W} , and SA[10:1] are all driven asynchronously. When Register Write Mode is utilized in this manner, only one register can be programmed during any particular instance that MRW is asserted High.

The requirements for this usage case are as follows:

- At least 16 NOPs must be initiated before and after the Register Write sequence.
- MRW High must meet minimum pulse width requirements (tMRWPW).
- LD Low and SA[10:1] Valid must meet minimum setup time requirements (tMRWS) to MRW High.
- LD Low and SA[10:1] Valid must meet minimum hold time requirements (tMRWH) from MRW Low.
- R/W High must also meet minimum setup time requirements (tMRWS) to MRW High, if inadvertent memory writes are to be prevented during the Register Write process. Otherwise, R/W state is "don't care".
- R/W High must also meet minimum hold time requirements (tMRWH) from MRW Low, if inadvertent memory writes are to be prevented during the Register Write process. Otherwise, R/W state is "don't care".

Note: tMRWPW = tMRWS = tMRWH = 4 cycles (minimum).

Note: Inadvertent memory reads will occur while MRW and \overline{LD} are Low and R/ \overline{W} is High during the Register Write process. The memory reads are harmless, and can be ignored.



Post Input Training Requirements


In this case, MRW is driven asynchronously, whereas $\overline{\text{LD}}$, R/W, and SA[10:1] are all driven synchronously (i.e. they all meet setup and hold time specs to \uparrow CK). When Register Write Mode is utilized in this manner, multiple registers can be programmed during any particular instance that MRW is asserted High. The timing diagrams below arbitrarily show four registers programmed while MRW is asserted High, but in practice it can be any number greater than or equal to one.

The requirements for this usage case are as follows:


- At least 16 NOPs must be initiated before and after the Register Write(s).
- MRW High must meet minimum setup time requirements (tMRWS) to the \tag{CK} that generates the first Register Write.
- MRW High must meet minimum hold time requirements (tMRWH) from the \tag{CK} that generates the first NOP after the last Register Write.
- LD must be driven Low (synchronously) and SA[10:1] must be driven Valid (synchronously) for each Register Write.
- R/\overline{W} state is a "don't care" (synchronously) for each Register Write.

Note: tMRWS = tMRWH = 4 cycles (minimum).

Asynchronous Register Write Timing Diagram - Pre Input Training



Asynchronous Register Write Timing Diagram - Post Input Training





Register Write Mode Utilization - Synchronous Method


Register Write Mode can also be utilized synchronously up to the full operating speed of the device. However, MRW cannot be trained using Loopback Mode, so the ability to use it synchronously may be limited to slower operating frequencies where the lack of training capability is less problematic for the user.

In this case, MRW, \overline{LD} , R/ \overline{W} , and SA[10:1] are all driven synchronously (i.e. they all meet setup and hold time specs to \uparrow CK). When Register Write Mode is utilized in this manner, multiple registers can be programmed in successive cycles. The timing diagrams below arbitrarily show four registers programmed in successive cycles, but in practice it can be any number greater than or equal to one.

The requirements for this usage case are as follows:

- At least 16 NOPs must be initiated before and after the Register Write(s).
- MRW must be driven High (synchronously), $\overline{\text{LD}}$ must be driven Low (synchronously), and SA[10:1] must be driven Valid (synchronously) for each Register Write.
- R/\overline{W} state is a "don't care" (synchronously) for each Register Write.

Synchronous Register Write Timing Diagram





Register Description

As described previously, Register Write Mode provides the ability to program up to sixteen distinct 6-bit configuration registers using SDR timing on the SA[10:1] address input pins. Specifically, SA[4:1] are used to select one of the sixteen distinct registers, and SA[10:5] are used to program the six data bits of the selected register.

The registers are defined as follows:

| Address | SA10 | SA9 | SA8 | SA7 | SA6 | SA5 | SA4 | SA3 | SA2 | SA1 | |
|-----------|------------------------------------|-----|---------|-----------|-------|------|------------|------------|-----|--------|---------|
| Pin | 8G | 6G | 8J | 6J | 8M | 6M | 8P | 6P | 8T | 6T | Reg# |
| Bit Usage | | R | egister | Data Bit | S | | Re | | | | |
| Active | | DI | | | | RLM | 0 | 0 | 0 | 0 | 0 |
| Active | | | | RSVD[2:0] | | PLE | 0 | 0 | 0 | 1 | 1 |
| Active | | | | LBK | [1:0] | LBKE | 0 | 0 | 1 | 0 | 2 |
| Active | | DZT | | KDZT | | CKZT | 0 | 0 | 1 | 1 | 3 |
| Active | | | | CZT | | AZT | 0 | 1 | 0 | 0 | 4 |
| Unused | | | | | | Al | l Others e | xcept "111 | Χ" | 5 ~ 13 | |
| Active | Reserved for GSI Internal Use Only | | | | | | 1 | 1 | 1 | Χ | 14 ~ 15 |

Notes:

- 1. Unused/unlabeled register bits should be written to "0".
- 2. The RSVD[2:0] bits in Register #1 should be written to "100".
- 3. Registers #14 and #15 are reserved for GSI internal use only. Users should not access these registers.

Register Bit Definitions

| Read Latency Select | | | | |
|---------------------|-------------------------|--|--|--|
| RLM | | | | |
| 0 | Read Latency = 5 cycles | | | |
| 1 | reserved | | | |
| 1 | POR/RST Default | | | |

| PLL Enable | | | | | |
|------------|-----------------------------|--|--|--|--|
| PLE | | | | | |
| 0 | Disable PLL, if PLL pin = 0 | | | | |
| 1 | Enable PLL | | | | |
| 0 | POR/RST Default | | | | |

| Data Inversion Enable | | | | |
|-----------------------|------------------------|--|--|--|
| DI | | | | |
| 0 | Disable Data Inversion | | | |
| 1 | Enable Data Inversion | | | |
| 0 | POR/RST Default | | | |

Note: The power-on / reset default value of the RLM register bit is "1". Consequently, Register Write Mode must be used to set the RLM bit to "0", to program RL=5 in these devices, prior to issuing Read operations.



| Loopback Mode Enable | | | | | |
|----------------------|-----------------------|--|--|--|--|
| LBKE | | | | | |
| 0 | Disable Loopback Mode | | | | |
| 1 | Enable Loopback Mode | | | | |
| 0 | POR/RST Default | | | | |

| | Loopback Mode Select | | | | | | | | | |
|-----|----------------------|-----------------------------------|--|--|--|--|--|--|--|--|
| LBK | [1:0] | | | | | | | | | |
| 0 | 0 | XOR Loopback Mode, input group #1 | | | | | | | | |
| 0 | 1 | XOR Loopback Mode, input group #2 | | | | | | | | |
| 1 | 0 | INV Loopback Mode, input group #1 | | | | | | | | |
| 1 | 1 | INV Loopback Mode, input group #2 | | | | | | | | |
| 0 | 0 | POR/RST Default | | | | | | | | |

Note: In the ODT Control register bit definitions below, MZT and PZT[1:0] pins set the default state of the register bits at power-up and whenever RST is asserted High. The register bits can then be overwritten (via Register Write Mode), while RST is de-asserted Low, to change the state of the feature controlled by the register bits.

| Input Clock ODT Control | | | | | | | |
|---|----------------------|--|--|--|--|--|--|
| CKZT | | | | | | | |
| KDZT | | | | | | | |
| 0 | disabled | | | | | | |
| 1 | enabled: PU = 0.3*RQ | | | | | | |
| 0, if MZT = 0 or PZT0 = 0 1, if MZT = 1 and PZT0 = 1 | POR/RST Default | | | | | | |

| Address & Control ODT Control | | | | | | | |
|---|----------------------|--|--|--|--|--|--|
| AZT | | | | | | | |
| CZT | | | | | | | |
| 0 | disabled | | | | | | |
| 1 | enabled: PU = 0.3*RQ | | | | | | |
| 0, if MZT = 0 or PZT1 = 0 1, if MZT = 1 and PZT1 = 1 | POR/RST Default | | | | | | |

| Write Data ODT Control | | | | | | | |
|--------------------------------|----------------------|--|--|--|--|--|--|
| DZT | | | | | | | |
| 0 | disabled | | | | | | |
| 1 | enabled: PU = 0.3*RQ | | | | | | |
| 0, if MZT = 0 1, if MZT = 1 | POR/RST Default | | | | | | |



Signal Timing Training

Signal timing training (aka "deskew") is often required for reliable signal transmission between components at the I/O speeds supported by these devices. Typically, the timing training is performed in the following sequence:

- Step 1: Address / Control input training.

 These devices support a special Loopback Mode of operation to facilitate address / control input training.
- Step 2: Read Data output training.

 These devices support a special Loopback Mode of operation to facilitate read data output training.

 Alternatively, slow-frequency Memory Write operations can be used to store DDR data patterns in the memory array reliably (full-frequency Memory Write operations cannot be used because write data signals have not been trained yet), and full-frequency Memory Read operations can then be used to train the read data output signals.
- Step 3: Write Data input training.

 Since address, control, and read data signals have already been trained at this point, full-frequency Memory Write and Read operations can then be used to train the write data inputs.

Loopback Mode

These devices support two distinct **Loopback Modes** of operation, which can be used to:

- 1. Perform per-pin training on the address (SA), control $(\overline{LD}, R/\overline{W})$, and write data clock (KD, $\overline{KD})$ inputs.
- 2. Perform per-pin training on the data (DQ, DQINV) outputs.

In both cases, SA, \overline{LD} , R/ \overline{W} , KD, \overline{KD} input pin values are sampled, logically manipulated, and looped back to DQ, DQINV output pins.

Register bit LBKE is used to enable/disable Loopback Mode. When LBKE = 1 and MRW = 0, Loopback Mode is enabled, and Memory Read and Write operations are blocked regardless of the states of $\overline{\text{LD}}$ and R/ $\overline{\text{W}}$. When LBKE = 0 or MRW = 1, Loopback Mode is disabled. See the State Truth Table for more information.

Register bits LBK[1:0] are used to select between the two distinct Loopback Modes supported by the design (controlled by LBK1), and between the two groups of inputs used during the selected Loopback Mode (controlled by LBK0), as follows:

- LBK[1:0] = 00: selects XOR LBK Mode using Input Group 1. Loopback Mode "00".
- LBK[1:0] = 01: selects XOR LBK Mode using Input Group 2. Loopback Mode "01".
- LBK[1:0] = 10: selects INV LBK Mode using Input Group 1. Loopback Mode "10".
- LBK[1:0] = 11: selects INV LBK Mode using Input Group 2. Loopback Mode "11".

Note: For convenience, KD clocks have been included in the group of inputs that can be trained via Loopback Mode. However, the timing requirement for KD clocks is that their edges be tightly aligned to CK clock edges, unlike the timing requirement for address/control signals, whose edges must be centered (approximately) between CK edges in order to optimize setup and hold times to those CK edges. Consequently, it is questionable whether Loopback Mode can be used to train KD clocks effectively.

Note: When Loopback Mode is enabled, Data Inversion is disabled regardless of the state of register bit DI.

Loopback Latency

Loopback Latency ("LBKL") - i.e. the number of cycles from when the inputs are sampled to when the proper result appears on the output pins, is equal to 7 cycles.

Enabling Loopback Mode

Loopback Mode is enabled as follows:

- Step 1: Initiate a Register Write operation with SA[10:1] = "000ab1.0010" to select Register #2, set LBKE = 1 to enable Loopback Mode, and set LBK[1:0] to "ab" to select Loopback Mode "ab".
- Step 2: Wait 16 cycles for new register settings to take effect.

Loopback Mode "ab" is enabled after step 2 because MRW = 0, LBKE = 1, and LBK[1:0] = "ab".



Changing Loopback Modes

Once enabled, Loopback Mode can be changed as follows

- Step 1: Initiate a Register Write operation with SA[10:1] = "000cd1.0010" to select Register #2, keep LBKE = 1 to keep Loopback Mode enabled, and set LBK[1:0] to "cd" to select Loopback Mode "cd".
- Step 2: Wait 16 cycles for new register settings to take effect.

Loopback Mode "cd" is enabled after step 2 because MRW = 0, LBKE = 1, and LBK[1:0] = "cd".

Disabling Loopback Mode

Loopback Mode is disabled as follows:

- Step 1: Initiate a Register Write operation with SA[10:1] = "000xx0.0010" to select Register #2 and set LBKE = 0 to disable Loopback Mode.
- Step 2: Wait 16 cycles for new register settings to take effect.

Loopback Mode is disabled after step 2 because LBKE = 0.

XOR LBK Mode

XOR LBK Mode is for address/control input training. It is defined as follows:

- Each input pin of the selected input group is sampled on \uparrow CK and \uparrow CK.
- For each input sampled, the value sampled on \uparrow CK is XORed with the value sampled on \uparrow CK.
- For each input sampled, the XOR result is subsequently driven out on its associated output pin (concurrently with \(^{\chi}CQ\)) for one full clock cycle, beginning "LBKL" cycles after the input is sampled.

Consequently, the output data pattern is always SDR regardless of the input data pattern, and regardless whether the SRAM samples the inputs correctly or not. The SDR output data pattern enables address/control inputs to be trained before data outputs.

XOR LBK Mode enables the controller to input various SDR and DDR data patterns on a particular input, and then determine whether the SRAM sampled them correctly or not by observing SDR data patterns on the associated output. Via multiple iterations of this process, the controller can adjust its output timing (in order to adjust the SRAM input timing) until optimum setup and hold margin at both SRAM input sample points is achieved, thereby individually "training" each address/control input pin.

INV LBK Mode

INV LBK Mode is primarily for read data output training. It is defined as follows:

- Each input pin of the selected input group is sampled on \uparrow CK and \uparrow CK.
- For each input sampled, the value sampled on \(^\text{CK}\) is subsequently driven out on its associated output pin (concurrently with \(^\text{CQ}\)) for half a clock cycle, beginning "LBKL" cycles after the input is sampled.
- For each input sampled, the value sampled on $\uparrow \overline{CK}$ is *inverted* and then subsequently driven out on its associated output pin (concurrently with $\uparrow \overline{CQ}$) for half a clock cycle, beginning "LBKL + 0.5" cycles after the input is sampled.


Consequently, the output data pattern is DDR if the input data pattern is SDR (and vice versa), provided the SRAM samples the inputs correctly. Therefore, to ensure deterministic output behavior, address/control inputs should be trained before data outputs.

INV LBK Mode enables the controller to input various SDR (or DDR) data patterns on a particular input, to generate deterministic DDR (or SDR) data patterns on a particular output. The controller latches the output as it would during a normal Read operation, and verifies whether it received the expected values or not. Via multiple iterations of this process, the controller can adjust its input timing until optimum setup and hold margin at both controller input sample points is achieved, thereby individually "training" each read data output pin.


Note: INV LBK Mode can be used for address/control input training, if desired. However, such usage can be problematic because the output data pattern may be erroneous (i.e. it could be SDR or DDR regardless of the input pattern) if the SRAM samples the input incorrectly. In which case the controller may have difficulty detecting the erroneous behavior, and/or interpreting it.



Entering XOR LBK Mode




Exiting XOR LBK Mode




Note: "Input" represents any loop-backed input pin. "Output" represents the output pin on which "Input" is looped back.



Entering INV LBK Mode



Exiting INV LBK Mode



Note: "Input" represents any loop-backed input pin. "Output" represents the output pin on which "Input" is looped back.



Loopback Mode Input Group Definition and Input-to-Output Pin Mapping

Inputs are divided into 2 groups because there are up to 28 inputs to train (22 address, 2 control, and 4 KD clocks), but as few as 18 outputs available to loop them back to (in x18 devices).

There are 20 inputs per group - one per DQ, DQINV output in x18 devices, and one per two DQ, DQINV outputs in x36 devices.

| Bit # | Input | Pins | Input Signals | | Outp | out Pins | Outpu | ıt Signals | |
|-------|-------|------|---------------|------|------|----------|--------|------------|--------------------------------|
| DIL# | GP1 | GP2 | GP1 | GP2 | x18 | x36 | x18 | x36 | |
| 1 | 8T | | SA2 | RSVD | n/a | 12Y | n/a | DQINV1 | |
| 2 | 8P | 8V | SA4 | SA0 | 13V | 13V, 12W | DQ8 | DQ8, DQ17 | |
| 3 | 8M | 8T | SA6 | SA2 | 13T | 13T, 12U | DQ7 | DQ7, DQ16 | e(s) |
| 4 | 8J | | SA8 | RSVD | 13P | 13P, 12R | DQ6 | DQ6, DQ15 | Byt |
| 5 | 9H | 9L | SA16 | KD0 | 13N | 13N, 12P | DQ5 | DQ5, DQ14 | Right Side Output Data Byte(s) |
| 6 | 8G | 9K | SA10 | KD0 | 12J | 12J, 12M | DQ4 | DQ4, DQ13 | ut D |
| 7 | 9F | 7H | SA18 | R/W | 12G | 12G, 13H | DQ3 | DQ3, DQ12 | Jutp |
| 8 | 8E | | SA12 | RSVD | 12F | 12F, 13G | DQ2 | DQ2, DQ11 | de (|
| 9 | 9D | | SA20 | RSVD | 12D | 12D, 13E | DQ1 | DQ1, DQ10 | ıt Si |
| 10 | 8C | | SA14 | RSVD | 12B | 12B, 13C | DQ0 | DQ0, DQ9 | Righ |
| 20 | 6C | | SA13 | RSVD | 12A | 12A | DQINV0 | DQINV0 | |
| 1 | 8T | | SA2 | RSVD | 2Y | 2Y | DQINV1 | DQINV2 | |
| 11 | 6T | | SA1 | RSVD | 2W | 2W, 1V | DQ9 | DQ18, DQ27 | |
| 12 | 6P | 6V | SA3 | SA21 | 2U | 2U, 1T | DQ10 | DQ19, DQ28 | rte(s |
| 13 | 6M | | SA5 | RSVD | 2R | 2R, 1P | DQ11 | DQ20, DQ29 | a By |
| 14 | 6J | 7N | SA7 | LD | 2P | 2P, 1N | DQ12 | DQ21, DQ30 | Dat |
| 15 | 5H | 5L | SA15 | KD1 | 2M | 2M, 2J | DQ13 | DQ22, DQ31 | put |
| 16 | 6G | 5K | SA9 | KD1 | 1H | 1H, 2G | DQ14 | DQ23, DQ32 | Left Side Output Data Byte(s) |
| 17 | 5F | | SA17 | RSVD | 1G | 1G, 2F | DQ15 | DQ24, DQ33 | ide |
| 18 | 6E | | SA11 | RSVD | 1E | 1E, 2D | DQ16 | DQ25, DQ34 | eft S |
| 19 | 5D | 6C | SA19 | SA13 | 1C | 1C, 2B | DQ17 | DQ26, DQ35 | _ |
| 20 | 6C | | SA13 | RSVD | n/a | 2A | n/a | DQINV3 | |

- 1. Blue shading indicates input pins that are unused (NU) in certain device configurations. During Loopback Mode, the associated output pins loop back the states of those input pins regardless whether they are used or unused.
- 2. Gray shading indicates Group 2 inputs that are reserved (RSVD) for future use. During Loopback Mode, the associated output pins act as if they were looping back input pins tied Low.
- 3. Green shading indicates DQINV output pins that are unused (NU) when Data Inversion is disabled. During Loopback Mode, they loop back the states of the associated input pins regardless whether Data Inversion is enabled or disabled.
- 4. The 18 unused DQ and the 2 unused DQINV in x18 devices remain in their "NU" states during Loopback Mode.
- 5. Bit #1 and bit #20 are repeated in the table to show that they are used in both the right and left side data bytes in x36 devices.



Address Bus Utilization

The address bus is a non-multiplexed SDR bus. One memory address may be loaded per cycle - a read address at \uparrow CK or a write address at \uparrow CK; consequently only one memory operation - a Read or a Write - may be initiated per clock cycle. The address bus is also sampled at \uparrow CK during a Register Write operation.

Address Bit Encoding

| Command | Addr | Device | | SA Address Bits | | | | | | | | | | | | | | | | | | | | |
|----------|------|--------|----|-----------------|----|----|----|----|----|----|----|----|----|-------|----|--------|-------|----|---|---|-------|--------|---|---|
| Communa | Load | Dovido | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | ↑CK | x36 | NU | Address Address | | | | | | | | | | | | | | | | | | | | |
| Reau | TOR | x18 | | Address | | | | | | | | | | | | | | | | | | | | |
| Write | ↑CK | x36 | NU | | | | | | | | | | А | ddres | SS | | | | | | | | | |
| wille | TCK | x18 | | Address | | | | | | | | | | | | | | | | | | | | |
| Register | ↑CK | x36 | NU | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Х | Х | Χ | | Re | egiste | er Da | ta | | | Regis | ster # | ŧ | Х |
| Write | IUN | x18 | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | | Re | egiste | er Da | ta | | | Regis | ster # | ŧ | Х |



Data Bus Inversion

Because the POD I/O standard employs high-side (pull-up) termination only, signals driven High consume less power than those driven Low. Consequently, these devices provide the ability to invert all data pins on a per byte basis, such that any transmitted data byte always contains more 1s than 0s, thereby reducing average I/O power as well as SSO noise. To accomplish this, one data inversion (DQINV) bit is utilized per 9-bit data (DQ) byte.

During Write operations, the controller inverts a particular 9-bit write data byte before transmitting it to the SRAM if it contains less than 5 High bits; otherwise, it transmits the data byte uninverted. If it inverts the data byte, the controller drives the corresponding write data inversion bit High; otherwise, it drives it Low. Upon receiving the write data byte, the SRAM uses the state of the corresponding write data inversion bit to determine whether or not to invert the data byte before storing it in the memory array.

During Read operations, the SRAM inverts a particular 9-bit read data byte before transmitting it to the controller if it contains less than 5 High bits; otherwise, it transmits the data byte uninverted. If it inverts the data byte, the SRAM drives the corresponding read data inversion bit High; otherwise, it drives it Low. Upon receiving the read data byte, the controller uses the state of the corresponding read data inversion bit to determine whether or not to invert the data byte before utilizing it.

With this implementation, each 10-bit data group (nine data bits plus one data inversion bit) is guaranteed to have no more than five pins driven low at any given time. Consequently, no more than five pins in each group can switch in the same direction during each bit time, reducing SSO noise effects.

Note: Data Inversion can be enabled and disabled via register bit DI.

Read Latency

Read Latency (i.e. the number of cycles from read command input to first read data output) is specified as follows:

| Read Latency | Comment |
|--------------|--|
| 5 cycles | First read data output 5 cycles after read command input |

Note: The RLM register bit must be written to "0" in these devices prior to initiating Read operations, to set Read Latency = 5 cycles.

Write Latency

Write Latency (i.e. the number of cycles from write command input to first write data input) is specified as follows:

| Write Latency | Comment |
|---------------|--|
| 0 cycles | First write data input concurrent with write command input |

Read / Write Coherency

These devices are fully coherent. That is, Read operations always return the most recently written data to a particular address, even when a Read operation to a particular address occurs one cycle after a Write operation to the same address.



State Truth Table

| RST | MRW | LBKE | LD | R/W | SA | DQ (D) | SRAM State | DQ (Q) |
|-----|-----|------|----|-------|------------|---------|---------------------|-----------------|
| 1 | Х | Х | Χ | Х | Χ | Х | Reset | NOP State |
| 0 | 1 | Х | 0 | Х | V | Х | Register Write Mode | Undefined |
| 0 | 0 | 1 | Х | Х | Х | Х | Loopback Mode | Loopback |
| 0 | 1 | Χ | 1 | S00 C | lock Truth | Table | Memory Mode | See Clock Truth |
| 0 | 0 | 0 | Х | 366.0 | IUCK IIUU | I IANIE | (Read, Write, NOP) | Table |

Note: 1 = High; 0 = Low; V = Valid; X = don't care.

Clock Truth Table

| SA | MRW | LD | R/W | Current Operation | DQ, DC | INV (D) | DQ, DQ | (D) VNI |
|--------------------------|--------------------------|--------------------------|--------------------------|-------------------|--------------------------|--|----------------------------|---|
| ↑CK (t _n) | ↑CK (t _n) | ↑CK (t _n) | ↑CK (t _n) | (t _n) | ↑KD (t _n) | ↑ KD (t _{n+½}) | ↑CQ (t _{n+5}) | ↑ CQ (t _{n+5½}) |
| V | Х | 1 | Χ | NOP | Χ | Х | Hi-Z / | other |
| V | 0 | 0 | 0 | Write | D1 | D2 | Hi-Z / | other |
| V | 0 | 0 | 1 | Read | Х | Х | Q1 | Q2 |
| V | 1 | 0 | Х | Register Write | Х | Х | Unde | efined |

- 1. 1 = High; 0 = Low; V = Valid; X = don't care.
- 2. D1 and D2 indicate the first and second pieces of write data transferred during Write operations.
- 3. Q1 and Q2 indicate the first and second pieces of read data transferred during Read operations.
- 4. When DQ ODT is disabled, DQ pins are tri-stated for one cycle in response to NOP and Write commands, 5 cycles after the command is sampled. See the DQ ODT Control section below for how the state of the DQ pins is controlled when DQ ODT is enabled.



DQ ODT Control

Note: References to "DQ" in this section refer to DQ pins, and to DQINV pins when Data Inversion is enabled.

Because the POD I/O standard employs high-side (pull-up) termination only, the methodology for controlling when DQ ODT is enabled and disabled during Write-to-Read and Read-to-Write transitions is simply:

- The SRAM keeps its DQ termination enabled at all times except when driving read data.
- The controller keeps its DQ termination enabled at all times except when driving write data.


NOP Requirements

The number of NOPs needed during Write -> Read and Read -> Write transitions vary with Read Latency (RL) as follows:

| Write -> Rea | d Transition | Read -> Writ | te Transition |
|--------------|--------------|--------------|---------------|
| min | typ | min | typ |
| 0 | 0 | RL + 1 | RL + 2~5 |

Notes:

- 1. Min NOP between Write and Read (0) ensures that the SRAM disables DQ termination and begins driving the first piece of read data RL + 0.5 cycles after it latches the last piece of write data. Typ NOP is the same as Min NOP because it is sufficient to ensure that the controller stops driving the last piece of write data before SRAM DQ termination disable reaches it, regardless of SRAM tKQ, prop delay between SRAM and controller, and operating frequency.
- 2. Min NOP between Read and Write (RL + 1) ensures that the SRAM stops driving the last piece of read data and enables DQ termination 1 cycle before it latches the first piece of write data. Typ NOP is greater than Min NOP in order to ensure that the controller begins driving the first piece of write data after SRAM DQ termination enable reaches it, accounting for SRAM tKQ, prop delay between SRAM and controller, and operating frequency.



Note: In the diagram above, the controller is enabling its DQ ODT except when driving write data. And, the SRAM is enabling its DQ ODT except when driving read data.



Input Timing

These devices utilize three pairs of positive and negative input clocks, CK & \overline{CK} and KD[1:0] & \overline{KD} [1:0], to latch the various synchronous inputs. Specifically:

During Memory Mode, \uparrow CK latches address (SA) inputs, and \uparrow CK latches control ($\overline{\text{LD}}$, R/ $\overline{\text{W}}$, MRW) inputs.

During Register Write Mode, ↑CK latches address and control inputs.

During Loopback Mode, $\uparrow CK$ and $\uparrow \overline{CK}$ latch address, control, and write data clock (KD, \overline{KD}) inputs.

During Memory Mode, \uparrow KD[1:0] and \uparrow KD[1:0] latch particular write data (DQ, DQINV) inputs, as follows:

- \uparrow KD0 and \uparrow KD0 latch DQ[17:0], DQINV[1:0] in x36 devices, and DQ[8:0], DQINV0 in x18 devices.
- \uparrow KD1 and \uparrow KD1 latch DQ[35:18], DQINV[3:2] in x36 devices, and DQ[17:9], DQINV1 in x18 devices.

Output Timing

These devices provide two pairs of positive and negative output clocks (aka "echo clocks"), CQ[1:0] & $\overline{CQ}[1:0]$, whose timing is tightly aligned with read data in order to enable reliable source-synchronous data transmission.

These devices utilize a PLL to control output timing. When the PLL is enabled, it generates 0° and 180° phase clocks from \uparrow CK that control read data output clock (CQ, \overline{CQ}), read data (DQ, DQINV), and read data valid (QVLD) output timing, as follows:

- \uparrow CK+0° generates \uparrow CQ[1:0], \downarrow \overline{CQ} [1:0], Q1 active, and Q2 inactive.
- \uparrow CK+180° generates \uparrow \overline{CQ} [1:0], \downarrow CQ[1:0], Q1 inactive, Q2 active, and QVLD active/inactive.

Note: Q1 and Q2 indicate the first and second pieces of read data transferred in any given clock cycle during Read operations.

When the PLL is enabled, \uparrow CQ is aligned to an internally-delayed version of \uparrow CK. See the AC Timing Specifications for more information.

 \uparrow CQ[1:0] and \uparrow CQ[1:0] align with particular DQ, DQINV, and QVLD outputs, as follows:

- ↑CQ0 and ↑CQ0 align with DQ[17:0], DQINV[1:0], QVLD0 in x36 devices, and DQ[8:0], DQINV0, QVLD0 in x18 devices.
- ↑CQ1 and ↑CQ1 align with DQ[35:18], DQINV[3:2], QVLD1 in x36 devices, and DQ[17:9], DQINV1, QVLD1 in x18 devices.



Driver Impedance Control

Programmable Driver Impedance is implemented on the following output signals:

• CQ, \overline{CQ} , DQ, DQINV, QVLD.

Driver impedance is programmed by connecting an external resistor RQ between the ZQ pin and V_{SS}.

Driver impedance is set to the programmed value within 320K cycles after input clocks are operating within specification and RST is de-asserted Low. It is updated periodically thereafter to compensate for temperature and voltage fluctuations in the system.

| Output Signal | Pull-Down Impedance (R _{OUTL}) | Pull-Up Impedance (R _{OUTH}) |
|---------------------------------------|--|--|
| CQ, \overline{CQ} , DQ, DQINV, QVLD | RQ*0.2 ± 15% | RQ*0.3 ± 15% |

Notes:

- 1. R_{OUTL} and R_{OUTH} apply when $175\Omega \le RQ \le 225\Omega$.
- 2. The mismatch between $R_{\mbox{\scriptsize OUTL}}$ and $R_{\mbox{\scriptsize OUTH}}$ is less than 10%, guaranteed by design.

ODT Impedance Control

Programmable ODT Impedance is implemented on the following input signals:

• CK, \overline{CK} , KD, \overline{KD} , SA, \overline{LD} , R/ \overline{W} , MRW, DQ, DQINV.

ODT impedance is programmed by connecting an external resistor RQ between the ZQ pin and V_{SS}.

ODT impedance is set to the programmed value within 320K cycles after input clocks are operating within specification and RST is de-asserted Low. It is updated periodically thereafter to compensate for temperature and voltage fluctuations in the system.

| Input Signal | Register Bit | Pull-Up Impedance (R _{INH}) |
|--------------|--------------|---------------------------------------|
| CK, CK | CKZT = 0 | off |
| CK, CK | CKZT = 1 | RQ*0.3 ± 15% |
| KD, KD | KDZT = 0 | off |
| ND, ND | KDZT = 1 | RQ*0.3 ± 15% |
| SA | AZT = 0 | off |
| JA | AZT = 1 | RQ*0.3 ± 15% |
| LD, R/W, MRW | CZT = 0 | off |
| LD, K/W, WKW | CZT = 1 | RQ*0.3 ± 15% |
| DQ, DQINV | DZT = 0 | off |
| DQ, DQIIVV | DZT = 1 | RQ*0.3 ± 15% |

- 1. R_{INH} applies when $175\Omega \le RQ \le 225\Omega$.
- All ODT is disabled during JTAG EXTEST and SAMPLE-Z instructions.



Absolute Maximum Ratings

| Parameter | Symbol | Rating | Units | Notes |
|----------------------|------------------|--------------------------------|-------|-------|
| Core Supply Voltage | V_{DD} | -0.3 to +1.4 | V | |
| I/O Supply Voltage | V _{DDQ} | -0.3 to V _{DD} | V | |
| Input Voltage (HS) | V _{IN1} | -0.3 to V _{DDQ} + 0.3 | V | 2 |
| input voltage (ris) | V _{IN2} | V _{DDQ} - 1.5 to +1.7 | V | 2 |
| Input Voltage (LS) | V _{IN3} | -0.3 to V _{DDQ} + 0.3 | V | 3 |
| Junction Temperature | ТЈ | 0 to 125 | °C | |
| Storage Temperature | T _{STG} | -55 to 125 | °C | |

Notes:

- Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions for an extended period of time may affect reliability of this component.
- 2. Parameters apply to High Speed Inputs: CK, \overline{CK} , KD, \overline{KD} , SA, DQ, DQINV, \overline{LD} , R/ \overline{W} , MRW. V_{IN1} and V_{IN2} must both be met.
- 3. Parameters apply to Low Speed Inputs: RST, PLL, MZT, PZT.

Recommended Operating Conditions

| Parameter | Symbol | Min | Тур | Max | Units | Notes |
|--|------------------|------|-----|-----------------|-------|-------|
| Core Supply Voltage (-933 speed grade) | V_{DD} | 1.25 | 1.3 | 1.35 | V | |
| Core Supply Voltage (-800 speed grade) | V _{DD} | 1.15 | 1.2 | 1.35 | V | |
| I/O Supply Voltage | V _{DDQ} | 1.15 | 1.2 | V _{DD} | V | |
| Commercial Junction Temperature | T _{JC} | 0 | _ | 85 | °C | |
| Industrial Junction Temperature | T _{JI} | -40 | _ | 100 | °C | |

Note: For reliability purposes, power supplies must power up simultaneously, or in the following sequence:

 V_{SS} , V_{DD} , V_{DDQ} , V_{REF} , and Inputs.

Power supplies must power down simultaneously, or in the reverse sequence.

Thermal Impedances

| Package | θ JA (C°/W) Airflow = 0 m/s | θ JA (C°/W) Airflow = 1 m/s | θ JA (C°/W) Airflow = 2 m/s | θ JB (C°/W) | θ JC (C°/W) |
|---------|--------------------------------|--------------------------------|--------------------------------|-------------|-------------|
| FBGA | 13.67 | 10.28 | 9.31 | 3.08 | 0.13 |



I/O Capacitance

| Parameter | Symbol | Min | Max | Units | Notes |
|--------------------|------------------|-----|-----|-------|-------|
| Input Capacitance | C _{IN} | _ | 5.0 | pF | 1, 3 |
| Output Capacitance | C _{OUT} | _ | 5.5 | pF | 2, 3 |

Notes:

- 1. $V_{IN} = V_{DDQ}/2$.
- 2. $V_{OUT} = V_{DDQ}/2$.
- 3. $T_A = 25^{\circ}C$, f = 1 MHz.

Input Electrical Characteristics

| Parameter | Symbol | Min | Тур | Max | Units | Notes |
|----------------------------|--------------------|-------------------------|-------------------------|-------------------------|-------|--------|
| DC Input Reference Voltage | V _{REFdc} | 0.69 * V _{DDQ} | 0.70 * V _{DDQ} | 0.71 * V _{DDQ} | V | _ |
| DC Input High Voltage (HS) | V _{IH1dc} | V _{REF} + 0.08 | V _{DDQ} | V _{DDQ} + 0.15 | V | 5 |
| DC Input Low Voltage (HS) | V _{IL1dc} | -0.15 | 0.40 * V _{DDQ} | V _{REF} - 0.08 | V | 1, 5 |
| DC Input High Voltage (LS) | V _{IH2dc} | 0.75 * V _{DDQ} | V _{DDQ} | V _{DDQ} + 0.15 | V | 6 |
| DC Input Low Voltage (LS) | V _{IL2dc} | -0.15 | 0 | 0.25 * V _{DDQ} | V | 6 |
| AC Input Reference Voltage | V _{REFac} | 0.68 * V _{DDQ} | 0.70 * V _{DDQ} | 0.72 * V _{DDQ} | V | 2 |
| AC Input High Voltage (HS) | V _{IH1ac} | V _{REF} + 0.15 | V _{DDQ} | V _{DDQ} + 0.25 | V | 3~5 |
| AC Input Low Voltage (HS) | V _{IL1ac} | -0.25 | 0.40 * V _{DDQ} | V _{REF} - 0.15 | V | 1, 3~5 |
| AC Input High Voltage (LS) | V _{IH2ac} | V _{DDQ} - 0.2 | V _{DDQ} | V _{DDQ} + 0.25 | V | 3, 6 |
| AC Input Low Voltage (LS) | V _{IL2ac} | -0.25 | 0 | 0.2 | V | 3, 6 |

- 1. "Typ" parameter applies when Controller R_{OUTL} = 40 Ω and SRAM R_{INH} = 60 Ω .
- 2. V_{REFac} is equal to V_{REFdc} plus noise.
- 3. V_{IH} max and V_{II} min apply for pulse widths less than one-quarter of the cycle time.
- 4. Input rise and fall times must be a minimum of 1V/ns, and within 10% of each other.
- 5. Parameters apply to High Speed Inputs: CK, CK, KD, KD, SA, DQ, DQINV, LD, R/W, MRW.
- 6. Parameters apply to Low Speed Inputs: RST, PLL, MZT, PZT.



Output Electrical Characteristics

| Parameter | Symbol | Min | Тур | Max | Units | Notes |
|------------------------|-------------------|-------|-------------------------|-------------------------|-------|-------|
| DC Output High Voltage | V _{OHdc} | _ | V _{DDQ} | V _{DDQ} + 0.15 | V | 2 |
| DC Output Low Voltage | V_{OLdc} | -0.15 | 0.40 * V _{DDQ} | _ | V | 1, 2 |
| AC Output High Voltage | V _{OHac} | _ | V_{DDQ} | V _{DDQ} + 0.25 | V | 2 |
| AC Output Low Voltage | V _{OLac} | -0.25 | 0.40 * V _{DDQ} | 1 | V | 1, 2 |

Note:

- 1. "Typ" parameter applies when SRAM R_{OUTL} = 40 Ω and Controller R_{INH} = 60 Ω .
- 2. Parameters apply to: CQ, CQ, DQ, DQINV, QVLD.

Leakage Currents

| Parameter | Symbol | Min | Max | Units | Notes |
|------------------------|------------------|-----|-----|-------|-------|
| | I _{LI1} | -2 | 2 | uA | 1, 2 |
| Input Leakage Current | I _{LI2} | -20 | 2 | uA | 1, 3 |
| | I _{LI3} | -2 | 20 | uA | 1, 4 |
| Output Leakage Current | I _{LO} | -2 | 2 | uA | 5, 6 |

- 1. $V_{IN} = V_{SS}$ to V_{DDQ} .
- 2. Parameters apply to CK, $\overline{\text{CK}}$, KD, $\overline{\text{KD}}$, SA, DQ, DQINV, $\overline{\text{LD}}$, R/ $\overline{\text{W}}$, MRW when ODT is disabled. Parameters apply to MZT, PZT.
- 3. Parameters apply to PLL, TMS, TDI (weakly pulled up).
- 4. Parameters apply to RST, TCK (weakly pulled down).
- 5. $V_{OUT} = V_{SS}$ to V_{DDQ} .
- 6. Parameters apply to CQ, \overline{CQ} , DQ, DQINV, QVLD, TDO.



Operating Currents

| Parameter | Symbol | V _{DD} (nom) | 800 MHz | 933 MHz | Units |
|------------------------|-----------------|-----------------------|---------|---------|-------|
| x18 Operating Current | I _{DD} | 1.3V | 1550 | 1750 | mA |
| x to Operating Current | | 1.2V | 1300 | _ | mA |
| 2/ 0 | L. | 1.3V | 1950 | 2200 | mA |
| x36 Operating Current | IDD | 1.2V | 1700 | _ | mA |

Notes:


- 1. $I_{OUT} = 0 \text{ mA}$; $V_{IN} = V_{IH} \text{ or } V_{IL}$.
- 2. Applies at 50% Reads + 50% Writes.

AC Test Conditions

| Parameter | Symbol | Conditions | Units |
|--|------------------|--------------|-------|
| Core Supply Voltage (-933 speed grade) | V _{DD} | 1.25 to 1.35 | V |
| Core Supply Voltage (-800 speed grade) | V _{DD} | 1.15 to 1.35 | V |
| I/O Supply Voltage | V _{DDQ} | 1.15 to 1.25 | V |
| Input Reference Voltage | V _{REF} | 0.84 | V |
| Input High Level | V _{IH} | 1.14 | V |
| Input Low Level | V _{IL} | 0.54 | V |
| Input Rise and Fall Time | _ | 2.0 | V/ns |
| Input and Output Reference Level | _ | 0.84 | V |

Note: Output Load Conditions RQ = 200Ω . Refer to figure below.

AC Test Output Load





AC Timing Specifications (independent of device speed grade)

| Parameter | Symbol | Min | Max | Units | Notes |
|--------------------------------------|----------------------|----------------------------------|----------------------------------|--------|-------|
| | | Input Clock Timing | | | |
| Clk High Pulse Width | t _{KHKL} | 0.45 | _ | cycles | 1 |
| Clk Low Pulse Width | t _{KLKH} | 0.45 | _ | cycles | 1 |
| Clk High to Clk High | t _{KHK} H | 0.45 | 0.55 | cycles | 2 |
| Clk High to Write Data Clk High | t _{KHKDH} | -200 | +200 | ps | 3 |
| Clk Cycle-to-Cycle Jitter | t _{KJITcc} | _ | 60 | ps | 1,4,5 |
| PLL Lock Time | t _{Klock} | 65,536 | _ | cycles | 6 |
| Clk Static to PLL Reset | t _{Kreset} | 30 | _ | ns | 7,14 |
| | • | Output Timing | | | |
| Clk High to Output Valid / Hold | t _{KHQV/X} | +0.4 | +1.2 | ns | 8 |
| Cik High to Output Valid / Hold | 'KHQV/X | +0.8 | +1.6 | ns | 9 |
| Clk High to Echo Clock High | tuussu | +0.4 | +1.2 | ns | 10 |
| Clk High to Echo Clock High | tKHCQH | +0.8 | +1.6 | ns | 11 |
| Echo Clk High to Output Valid / Hold | t _{CQHQV/X} | -75 | +75 | ps | 12,14 |
| Echo Clk High to Echo Clock High | t _{CQH} CQH | 0.5*t _{KHKH} (nom) - 25 | 0.5*t _{KHKH} (nom) + 25 | ps | 13,14 |

Notes:

All parameters are measured from the mid-point of the object signal to the mid-point of the reference signal.

- 1. Parameters apply to CK, CK, KD, KD.
- 2. Parameter specifies $\uparrow CK \rightarrow \uparrow \overline{CK}$ and $\uparrow KD \rightarrow \uparrow \overline{KD}$ requirements.
- 3. Parameter specifies $\uparrow CK \rightarrow \uparrow KD$ and $\uparrow \overline{CK} \rightarrow \uparrow \overline{KD}$ requirements.
- 4. Parameter specifies Cycle-to-Cycle (C2C) Jitter (i.e. the maximum variation from clock rising edge to the next clock rising edge). As such, it limits Period Jitter (i.e. the maximum variation in clock cycle time from nominal) to ± 30ps. And as such, it limits Absolute Jitter (i.e. the maximum variation in clock rising edge from its nominal position) to ± 15ps.
- 5. The device can tolerated C2C Jitter greater than 60ps, up to a maximum of 200ps. However, when using a device from a particular speed grade, t_{KHKH} (min) of that speed grade must be derated (increased) by half the difference between the actual C2C Jitter and 60ps. For example, if the actual C2C Jitter is 100ps, then t_{KHKH} (min) for the -133 speed grade is derated to 0.77ns (0.75ns + 0.5*(100ps 60ps)).
- 6. V_{DD} slew rate must be < 0.1V DC per 50ns for PLL lock retention. PLL lock time begins once V_{DD} and input clock are stable.
- 7. Parameter applies to CK.
- 8. Parameters apply to DQ, and are referenced to \tagCK. Applicable when Data Inversion is disabled.
- 9. Parameters apply to DQ, DQINV, and are referenced to \CK. Applicable when Data Inversion is enabled.
- 10. Parameter specifies $\uparrow CK \rightarrow \uparrow CQ$ timing. Applicable when Data Inversion is disabled.
- 11. Parameter specifies \uparrow CK \rightarrow \uparrow CQ timing. Applicable when Data Inversion is enabled.
- 12. Parameters apply to DQ, DQINV, QVLD and are referenced to \uparrow CQ & \uparrow CQ.
- 13. Parameter specifies $\uparrow CQ \rightarrow \uparrow CQ$ timing. t_{KHKH} (nom) is the nominal input clock cycle time applied to the device.
- 14. Parameters are not tested. They are guaranteed by design, and verified through extensive corner-lot characterization.



AC Timing Specifications (variable with device speed grade)

| Parameter | Symbol | - 9 | 33 | -8 | 00 | Units | Notes |
|-------------------------|-------------------|----------------|-----------|------|-----|--------|-------|
| | Symbol | Min | Max | Min | Max | UIIIIS | Motes |
| | | Input Clock T | iming | | | | |
| Clk Cycle Time | t _{KHKH} | 1.07 | 6.0 | 1.25 | 6.0 | ns | 1 |
| | Inp | out Setup & Ho | ld Timing | | | | |
| Input Valid to Clk High | t _{IVKH} | 150 | _ | 150 | _ | ps | 2 |
| Clk High to Input Hold | t _{KHIX} | 150 | _ | 150 | _ | ps | 2 |
| Input Pulse Width | t _{IPW} | 200 | _ | 200 | _ | ps | 3 |
| MRW Valid to Clk High | t _{RVKH} | 150 | _ | 150 | _ | ps | 4 |
| Clk High to MRW Hold | t _{KHRX} | 150 | _ | 150 | _ | ps | 1 4 |


Notes:

All parameters are measured from the mid-point of the object signal to the mid-point of the reference signal.

- 1. Parameters apply to CK, \overline{CK} , KD, \overline{KD} .
- 2. Parameters apply to \underline{SA} , and are referenced to \uparrow CK (and to \uparrow CK during Loopback Mode).
 - Parameters apply to \overline{LD} , R/\overline{W} , and are referenced to $\uparrow CK$ (and to $\uparrow \overline{CK}$ during Loopback Mode).
 - Parameters apply to DQ, DQINV, and are referenced to \uparrow KD & \uparrow KD.
 - Parameters apply to KD, KD, and are referenced to ↑CK & ↑CK during Loopback Mode.
- 3. Parameter specifies the input pulse width requirements for each individual address, control, and data input. Per-pin deskew must be performed, to center the valid window of each individual input around the clock edge that latches it, in order for this parameter to be relevant to the application. The parameter is not tested; it is guaranteed by design and verified through extensive corner-lot characterization.
- 4. Parameters apply to MRW, and are referenced to ↑CK. Applicable when Register Write Mode is utilized synchronously.



Memory Read and Write Timing Diagram (RL=6)



Note: MRW=0 (not shown).



JTAG Test Mode Description

These devices provide a JTAG Test Access Port (TAP) and Boundary Scan interface using a limited set of IEEE std. 1149.1 functions. This test mode is intended to provide a mechanism for testing the interconnect between master (processor, controller, etc.), ECCRAM, other components, and the printed circuit board. In conformance with a subset of IEEE std. 1149.1, these devices contain a TAP Controller and multiple TAP Registers. The TAP Registers consist of one Instruction Register and multiple Data Registers.

The TAP consists of the following four signals:

| Pin | Pin Name | I/O | Description |
|-----|------------------|-----|--|
| TCK | Test Clock | I | Induces (clocks) TAP Controller state transitions. |
| TMS | Test Mode Select | I | Inputs commands to the TAP Controller. Sampled on the rising edge of TCK. |
| TDI | Test Data In | I | Inputs data serially to the TAP Registers. Sampled on the rising edge of TCK. |
| TDO | Test Data Out | 0 | Outputs data serially from the TAP Registers. Driven from the falling edge of TCK. |

Concurrent TAP and Normal ECCRAM Operation

According to IEEE std. 1149.1, most public TAP Instructions do not disrupt normal device operation. In these devices, the only exceptions are EXTEST and SAMPLE-Z. See the Tap Registers section for more information.

Disabling the TAP

When JTAG is not used, TCK should be tied Low to prevent clocking the ECCRAM. TMS and TDI should either be tied High through a pull-up resistor or left unconnected. TDO should be left unconnected.

JTAG DC Operating Conditions

| Parameter | Symbol | Min | Max | Units | Notes |
|--------------------------|------------------|-------------------------|-------------------------|-------|-------|
| JTAG Input High Voltage | V _{TIH} | 0.75 * V _{DDQ} | V _{DDQ} + 0.15 | V | 1 |
| JTAG Input Low Voltage | V _{TIL} | -0.15 | 0.25 * V _{DDQ} | V | 1 |
| JTAG Output High Voltage | V _{TOH} | V _{DDQ} – 0.2 | _ | V | 2, 3 |
| JTAG Output Low Voltage | V _{TOL} | _ | 0.2 | V | 2, 4 |


- 1. Parameters apply to TCK, TMS, and TDI.
- 2. Parameters apply to TDO.
- 3. $I_{TOH} = -2.0 \text{ mA}.$
- 4. $I_{TOL} = 2.0 \text{ mA}.$



JTAG AC Timing Specifications

| Parameter | Symbol | Min | Max | Units |
|--|-------------------|-----|-----|-------|
| TCK Cycle Time | t _{THTH} | 50 | _ | ns |
| TCK High Pulse Width | t _{THTL} | 20 | _ | ns |
| TCK Low Pulse Width | t _{TLTH} | 20 | _ | ns |
| TMS Setup Time | t _{MVTH} | 10 | _ | ns |
| TMS Hold Time | t _{THMX} | 10 | _ | ns |
| TDI Setup Time | t _{DVTH} | 10 | _ | ns |
| TDI Hold Time | t _{THDX} | 10 | _ | ns |
| Capture Setup Time (Address, Control, Data, Clock) | t _{CS} | 10 | _ | ns |
| Capture Hold Time (Address, Control, Data, Clock) | t _{CH} | 10 | _ | ns |
| TCK Low to TDO Valid | t _{TLQV} | _ | 10 | ns |
| TCK Low to TDO Hold | t _{TLQX} | 0 | _ | ns |

JTAG Timing Diagram






TAP Controller

The TAP Controller is a 16-state state machine that controls access to the various TAP Registers and executes the operations associated with each TAP Instruction. State transitions are controlled by TMS and occur on the rising edge of TCK. The TAP Controller enters the Test-Logic Reset state in one of two ways:

- 1. At power up.
- 2. When a logic 1 is applied to TMS for at least 5 consecutive rising edges of TCK.

The TDI input receiver is sampled only when the TAP Controller is in either the Shift-IR state or the Shift-DR state. The TDO output driver is enabled only when the TAP Controller is in either the Shift-IR state or the Shift-DR state.

TAP Controller State Diagram





TAP Registers

TAP Registers are serial shift registers that capture serial input data (from TDI) on the rising edge of TCK, and drive serial output data (to TDO) on the subsequent falling edge of TCK. They are divided into two groups: Instruction Registers (IR), which are manipulated via the IR states in the TAP Controller, and Data Registers (DR), which are manipulated via the DR states in the TAP Controller.

Instruction Register (IR - 3 bits)

The Instruction Register stores the various TAP Instructions supported by ECCRAM. It is loaded with the IDCODE instruction (logic 001) at power-up, and when the TAP Controller is in the Test-Logic Reset and Capture-IR states. It is inserted between TDI and TDO when the TAP Controller is in the Shift-IR state, at which time it can be loaded with a new instruction. However, newly loaded instructions are not executed until the TAP Controller has reached the Update-IR state.

The Instruction Register is 3 bits wide, and is encoded as follows:

| Code (2:0) | Instruction | Description | |
|---------------|-------------|--|--|
| 000 | EXTEST | Loads the logic states of all signals composing the ECCRAM I/O ring into the Boundary Scan Register when the TAP Controller is in the Capture-DR state, and inserts the Boundary Scan Register between TDI and TDO when the TAP Controller is in the Shift-DR state. Also transfers the contents of the Boundary Scan Register associated with output signals (DQ, DQINV, QVLD, CQ, CQ) directly to their corresponding output pins. However, newly loaded Boundary Scan Register contents do not appear at the output pins until the TAP Controller has reached the Update-DR state. Also disables all ODT. See the Boundary Scan Register description for more information. | |
| 001 | IDCODE | Loads a predefined device- and manufacturer-specific identification code into the ID Register wher TAP Controller is in the Capture-DR state, and inserts the ID Register between TDI and TDO wher TAP Controller is in the Shift-DR state. See the ID Register description for more information. | |
| 010 | SAMPLE-Z | Loads the logic states of all signals composing the ECCRAM I/O ring into the Boundary Scan Register when the TAP Controller is in the Capture-DR state, and inserts the Boundary Scan Register between TDI and TDO when the TAP Controller is in the Shift-DR state. Also disables all ODT. Also forces DQ, DQINV output drivers to a High-Z state. See the Boundary Scan Register description for more information. | |
| 011 | PRIVATE | Reserved for manufacturer use only. | |
| 100 | SAMPLE | Loads the logic states of all signals composing the ECCRAM I/O ring into the Boundary Scan Register when the TAP Controller is in the Capture-DR state, and inserts the Boundary Scan Register between TDI and TDO when the TAP Controller is in the Shift-DR state. See the Boundary Scan Register description for more information. | |
| 101 | PRIVATE | Reserved for manufacturer use only. | |
| 110 | PRIVATE | Reserved for manufacturer use only. | |
| 111 | BYPASS | Loads a logic 0 into the Bypass Register when the TAP Controller is in the Capture-DR state, and inserts the Bypass Register between TDI and TDO when the TAP Controller is in the Shift-DR state. See the Bypass Register description for more information. | |



Bypass Register (DR - 1 bit)

The Bypass Register is one bit wide, and provides the minimum length serial path between TDI and TDO. It is loaded with a logic 0 when the BYPASS instruction has been loaded in the Instruction Register and the TAP Controller is in the Capture-DR state. It is inserted between TDI and TDO when the BYPASS instruction has been loaded into the Instruction Register and the TAP Controller is in the Shift-DR state.

ID Register (DR - 32 bits)

The ID Register is loaded with a predetermined device- and manufacturer-specific identification code when the IDCODE instruction has been loaded into the Instruction Register and the TAP Controller is in the Capture-DR state. It is inserted between TDI and TDO when the IDCODE instruction has been loaded into the Instruction Register and the TAP Controller is in the Shift-DR state.

The ID Register is 32 bits wide, and is encoded as follows:

| See BSDL Model | GSI ID | Start Bit | |
|---------------------|---------------|-----------|--|
| (31:12) | (11:1) | (0) | |
| XXXX XXXX XXXX XXXX | 0001 1011 001 | 1 | |

Bit 0 is the LSB of the ID Register, and Bit 31 is the MSB. When the ID Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.

Boundary Scan Register (DR - 137 bits)

The Boundary Scan Register is equal in length to the number of active signal connections to the ECCRAM (excluding the TAP pins) plus a number of place holder locations reserved for functional and/or density upgrades. It is loaded with the logic states of all signals composing the ECCRAM's I/O ring when the EXTEST, SAMPLE, or SAMPLE-Z instruction has been loaded into the Instruction Register and the TAP Controller is in the Capture-DR state. It is inserted between TDI and TDO when the EXTEST, SAMPLE, or SAMPLE-Z instruction has been loaded into the Instruction Register and the TAP Controller is in the Shift-DR state.

Additionally, the contents of the Boundary Scan Register associated with the ECCRAM outputs (DQ, DQINV, QVLD, CQ, \overline{CQ}) are driven directly to the corresponding ECCRAM output pins when the EXTEST instruction is selected. However, after the EXTEST instruction has been selected, any new data loaded into Boundary Scan Register when the TAP Controller is in the Shift-DR state does not appear at the output pins until the TAP Controller has reached the Update-DR state.

The value captured in the boundary scan register for NU pins is determined by the external pin state. The value captured in the boundary scan register for NC pins is 0 regardless of the external pin state. The value captured in the Internal Cell (Bit 137) is 1.

Output Driver State During EXTEST

EXTEST allows the Internal Cell (Bit 137) in the Boundary Scan Register to control the state of DQ, DQINV drivers. That is, when Bit 137 = 1, DQ, DQINV drivers are enabled (i.e., driving High or Low), and when Bit 137 = 0, DQ, DQINV drivers are disabled (i.e., forced to High-Z state). See the Boundary Scan Register section for more information.

ODT State During EXTEST and SAMPLE-Z

ODT on all inputs is disabled during EXTEST and SAMPLE-Z.




Boundary Scan Register Bit Order Assignment


The table below depicts the order in which the bits are arranged in the Boundary Scan Register. Bit 1 is the LSB and Bit 137 is the MSB. When the Boundary Scan Register is selected, TDI serially shifts data into the MSB, and the LSB serially shifts data out through TDO.


| Bit | Pad |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|----------|
| 1 | 7L | 29 | 13E | 57 | 13V | 85 | 2W | 113 | 2F |
| 2 | 7K | 30 | 10F | 58 | 11V | 86 | 3V | 114 | 4F |
| 3 | 9L | 31 | 12F | 59 | 12W | 87 | 1V | 115 | 1E |
| 4 | 9K | 32 | 11G | 60 | 10W | 88 | 4U | 116 | 3E |
| 5 | 8J | 33 | 13G | 61 | 12Y | 89 | 2U | 117 | 2D |
| 6 | 7H | 34 | 10G | 62 | 10Y | 90 | 3T | 118 | 4D |
| 7 | 9H | 35 | 12G | 63 | 8V | 91 | 1T | 119 | 1C |
| 8 | 7G | 36 | 11H | 64 | 9U | 92 | 4R | 120 | 3C |
| 9 | 8G | 37 | 13H | 65 | 8T | 93 | 2R | 121 | 2B |
| 10 | 9F | 38 | 10J | 66 | 9R | 94 | 3P | 122 | 4B |
| 11 | 8E | 39 | 12J | 67 | 8P | 95 | 1P | 123 | 2A |
| 12 | 7D | 40 | 13K | 68 | 9N | 96 | 4P | 124 | 4A |
| 13 | 9D | 41 | 13L | 69 | 8M | 97 | 2P | 125 | 5A |
| 14 | 8C | 42 | 11L | 70 | 6M | 98 | 3N | 126 | 6A |
| 15 | 7B | 43 | 12M | 71 | 7N | 99 | 1N | 127 | 6B |
| 16 | 8B | 44 | 10M | 72 | 5N | 100 | 4M | 128 | 6C |
| 17 | 9B | 45 | 13N | 73 | 7P | 101 | 2M | 129 | 5D |
| 18 | 7A | 46 | 11N | 74 | 6P | 102 | 3L | 130 | 6E |
| 19 | 9A | 47 | 12P | 75 | 5R | 103 | 1L | 131 | 5F |
| 20 | 10A | 48 | 10P | 76 | 6T | 104 | 1K | 132 | 6G |
| 21 | 12A | 49 | 13P | 77 | 7U | 105 | 2J | 133 | 5H |
| 22 | 10B | 50 | 11P | 78 | 5U | 106 | 4J | 134 | 6J |
| 23 | 12B | 51 | 12R | 79 | 6V | 107 | 1H | 135 | 5K |
| 24 | 11C | 52 | 10R | 80 | 6W | 108 | 3H | 136 | 5L |
| 25 | 13C | 53 | 13T | 81 | 7Y | 109 | 2G | 137 | Internal |
| 26 | 10D | 54 | 11T | 82 | 4Y | 110 | 4G | | |
| 27 | 12D | 55 | 12U | 83 | 2Y | 111 | 1G | | |
| 28 | 11E | 56 | 10U | 84 | 4W | 112 | 3G | | |



260-Pin BGA Package Drawing (Package GK)







| Ball Pitch: | 1.00 | Substrate Thickness: | 0.51 |
|----------------|------|----------------------|------|
| Ball Diameter: | 0.60 | Mold Thickness: | _ |



Ordering Information — GSI SigmaDDR-IVe ECCRAM

| Org | Part Number | Туре | Package | Speed (MHz) | T _A |
|---------|--------------------|-----------------|----------------------------|----------------|----------------|
| 8M x 18 | GS81314PT19GK-933 | SigmaDDR-IVe B2 | ROHS-Compliant 260-Pin BGA | 933 | С |
| 8M x 18 | GS81314PT19GK-800 | SigmaDDR-IVe B2 | ROHS-Compliant 260-Pin BGA | 800 | С |
| 8M x 18 | GS81314PT19GK-933I | SigmaDDR-IVe B2 | ROHS-Compliant 260-Pin BGA | 933 | I |
| 8M x 18 | GS81314PT19GK-800I | SigmaDDR-IVe B2 | ROHS-Compliant 260-Pin BGA | 800 | I |
| 4M x 36 | GS81314PT37GK-933 | SigmaDDR-IVe B2 | ROHS-Compliant 260-Pin BGA | 933 | С |
| 4M x 36 | GS81314PT37GK-800 | SigmaDDR-IVe B2 | ROHS-Compliant 260-Pin BGA | 800 | С |
| 4M x 36 | GS81314PT37GK-933I | SigmaDDR-IVe B2 | ROHS-Compliant 260-Pin BGA | 933 | I |
| 4M x 36 | GS81314PT37GK-800I | SigmaDDR-IVe B2 | ROHS-Compliant 260-Pin BGA | 800 | I |

Note: C = Commercial Temperature Range. I = Industrial Temperature Range.



Revision History

| Rev. Code | Types of Changes Format or Content | Revisions |
|-----------------------|---------------------------------------|---|
| GS81314PT1937GK_r1 | _ | Creation of new RL=5 -specific datasheet with no bank restrictions. |
| GS81314PT1937GK_r1.01 | Content | Changed -833 speed bin to -800, and reduced the V _{DD} (min) spec to 1.15V (in order to support 1.2V nominal). |
| GS81314PT1937GK_r1.02 | Content | Removed "Preliminary" from data sheets. Added I_{DD} specifications. |
| | | • |

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

GSI Technology: