# X7R

## **StackiCap™ MLCC Capacitors**





Size	Length (L1)	Width (W)	Max Thickness (T)	Band (L2)
1812	4.5 ± 0.40	3.2 ± 0.3	3.2	0.25 - 1.0
2220	5.7 ± 0.4	5.0 ± 0.4	4.5	0.25 - 1.0
3640	9.2 ± 0.5	10.6 ± 0.5	4.5	0.50 -1.5

Electrical Details				
Maximum Capacitance	5.6µF			
Temperature Coefficient of Capacitance (TCC)	±15% from -55°C to +125°C			
Dissipation Factor	≤ 0.025			
Insulation Resistance (IR)	100G $\Omega$ or 500secs (whichever is the less)			
Dielectric Withstand Voltage (DWV)	Voltage applied for 5 ±1 seconds, 50mA charging current maximum			
Ageing Rate	<2% per decade			

The StackiCap $^{\text{TM}}$  range offers a significant reduction in 'PCB real estate' for an equivalent capacitance value when board space is at a premium.

Syfer's unique patented\* construction and FlexiCap $^{\text{TM}}$  termination material make the StackiCap $^{\text{TM}}$  range suitable for applications including: power supplies, lighting, aerospace electronics and high voltage applications where a large amount of capacitance is required. Further developments are ongoing, please contact the Sales Office for details of the full range

Recent material development has enabled these parts to offer significant cost savings against conventional stacked and leaded capacitors, reflected by their application in commercial and automotive applications.

StackiCap™ technology is protected by international patents (pending) GB2502971 A, EP2847776, TW201405604 A, US2015-0146343 A1 & CN104471660 A

#### Available Range and Comparison Chart - StackiCap™ Capacitors

Chip Size	Voltage	StackiCap™ Range Maximum (nF)	Non-StackiCap™ Range (nF)	Replaces Case Size
	200/250V	1000	680	2220
	500V	<mark>470</mark>	330	2220
4040	630V	<mark>330</mark>	180	2220
1812	1kV	<mark>180</mark>	100	2225/3640
	1.2kV	100	33	2225
	1.5Kv	56	22	2225
	200V/250V	2200	1000	3640
	500V	1200	560	3640
	<mark>630V</mark>	1000	330	5550
2220	<mark>1kV</mark>	<mark>470</mark>	120	8060
	1.2kV	220	82	5550
	1.5kV	150	47	5550
	2kV	100	27	8060
	200/250V	5600	3300	5550
	500V	2700	1000	8060
	630V	2200	680	8060
3640	1kV	1000	180	8060
	1.2kV	470	150	8060
	1.5kV	330	100	8060
	2kV	150	47	8060

Yellow highlighted ranges are available with AEC-Q200 qualification



## Ordering Information - StackiCap™ Range

1812	Υ	500	0474	K	J	Т	WS2
Chip Size	Termination	Voltage d.c. (marking code)	Capacitance in Pico farads (pF)	Capacitance Tolerance	Dielectric Codes	Packaging	Suffix Code
1812 2220 3640 5550 8060 (refer to factory)	Y = FlexiCap <sup>™</sup> termination base with nickel barrier (100% matte tin plating). RoHS compliant.  H = FlexiCap <sup>™</sup> termination base with nickel barrier (tin/lead plating with min. 10% lead). Not RoHS compliant.	200/250 = 200V/250V 500 = 500V 630 = 630V 1K0 = 1kV 1K2 = 1.2kV 1K5 = 1.5kV 2K0 = 2kV	First digit is 0.  Second and third digits are significant figures of capacitance code.  The fourth digit is the number of zeros following.  e.g., <b>0474</b> = 470nF  Values are E12 series	J: ±5% K: ±10% M: ±20%	J = X7R PSL X = X7R E = X7R (2R1) AEC- Q200	T = 178mm (7") reel R = 330mm (13") reel B = Bulk pack – tubs or trays	WS2

## **Reeled Quantities - StackiCap™ Capacitors**

	1812	2220	3640
178mm (7") Reel	500/1,000	500/1,000	-
330mm (13") Reel	2,000/4,000	2,000/4,000	500



#### **Soldering Information**

Syfer MLCCs are compatible with all recognised soldering/mounting methods for chip capacitors. A detailed application note is available at <a href="mailto:syfer.com">syfer.com</a>

#### **Reflow Soldering**

Syfer recommend reflow soldering as the preferred method for mounting MLCCs. Syfer MLCCs can be reflow soldered using a reflow profile generally defined in IPC/FEDEC J-STD-020. Sn plated termination chip capacitors are compatible with both conventional and lead free soldering with peak temperatures of 260 to 270°C acceptable.

The heating ramp rate should be such that components see a temperature rise of 1.5 to  $4^{\circ}\text{C}$  per second to maintain temperature uniformity through the MLCC.

The time for which the solder is molten should be maintained at a minimum, so as to prevent solder leaching. Extended times above 230°C can cause problems with oxidation of Sn plating. Use of an inert atmosphere can help if this problem is encountered. Palladium/Silver (Pd/Ag) terminations can be particularly susceptible to leaching with free lead, tin rich solders and trials are recommended for this combination.

Cooling to ambient temperature should be allowed to occur naturally, particularly if larger chip sizes are being soldered. Natural cooling allows a gradual relaxation of thermal mismatch stresses in the solder joints. Forced cooling should be avoided as this can induce thermal breakage.

#### **Wave Soldering**

Wave soldering is generally acceptable, but the thermal stresses caused by the wave have been shown to lead to potential problems with larger or thicker chips. Particular care should be taken when soldering SM chips larger than size 1210 and with a thickness greater than 1.0mm for this reason.

Maximum permissible wave temperature is  $270\,^{\circ}\text{C}$  for SM chips.

The total immersion time in solder should be kept to a minimum. It is strongly recommended that Sn/Ni plated terminations are specified for wave soldering applications.

#### Solder Leaching

Leaching is the term for the dissolution of silver into the solder causing a failure of the termination system which causes increased ESR, tan  $\delta$  and open circuit faults, including ultimately the possibility of the chip becoming detached.

Leaching occurs more readily with higher temperature solders and solders with a high tin content. Pb free solders can be very prone to leaching certain termination systems. To prevent leaching, exercise care when choosing solder allows and minimize both maximum temperature and dwell time with the molten solder.

Plated terminations with nickel or copper anti-leaching barrier layers are available in a range of top coat finishes to prevent leaching occurring. These finishes also include Syfer FlexiCap  $^{\text{TM}}$  for improved stress resistance post soldering.

## Multilayer ceramic chip with nickel or copper barrier termi

Fired ceramic dielectric

Tin or tin/lead outer layer (as specified by customer) Intermediate induced outer layer (as specified by customer) Intermediate induced or termination cooper layer

#### **Rework of Chip Capacitors**

Syfer recommend hot air/gas as the preferred method of applying heat for rework. Apply even heat surrounding the component to minimise internal thermal gradients. Soldering irons or other techniques that apply direct heat to the chip or surrounding area, should not be used as these can result in micro cracks being generated.

Minimise the rework heat duration and allow components to cool naturally after soldering.

#### **Use of Silver Loaded Epoxy Adhesives**

Chip capacitors can be mounted to circuit boards using silver loaded adhesive provided the termination material of the capacitor is selected to be compatible with the adhesive. This is normally PdAg. Standard tin finishes are often not recommended for use with silver loaded epoxies as there can be electrical and mechanical issues with the joint integrity due to material mismatch.

#### **Handling & Storage**

Components should never be handled with fingers; perspiration and skin oils can inhibit solderability and will aggravate cleaning.

Chip capacitors should never be handled with metallic instruments. Metal tweezers should never be used as these can chip the product and leave abraded metal tracks on the product surface. Plastic or plastic coated metal types are readily available and recommended – these should be used with an absolute minimum of applied pressure.

Incorrect storage can lead to problems for the user. Rapid tarnishing of the terminations, with an associated degradation of solderability, will occur if the product comes into contact with industrial gases such as sulphur dioxide and chlorine. Storage in free air, particularly moist or polluted air, can result in termination oxidation.

Packaging should not be opened until the MLCs are required for use. If opened, the pack should be re-sealed as soon as practicable. Alternatively, the contents could be kept in a sealed container with an environmental control agent.

Long term storage conditions, ideally, should be temperature controlled between -5 and  $+40\,^{\circ}$ C and humidity controlled between 40% and 60% R.H.

Taped product should be stored out of direct sunlight, which might promote deterioration in tape or adhesive performance.

Product, stored under the conditions recommended above, in its "as received" packaging, has a minimum shelf life of 2 years.

#### **SM Pad Design**

Syfer conventional 2-terminal chip capacitors can generally be mounted using pad designs in accordance with IPC-7351, Generic Requirements for Surface Mount Design and Land Pattern Standards, but there are some other factors that have been shown to reduce mechanical stress, such as reducing the pad width to less than the chip width. In addition, the position of the chip on the board should also be considered.

3-terminal components are not specifically covered by IPC-7351, but recommended pad dimensions are included in the Syfer catalogue/website for these components.



natio

n


#### FlexiCap<sup>™</sup> Termination

FlexiCap $^{\text{TM}}$  has been developed as a result of listening to customer's experiences of stress damage to MLCCs from many manufacturers, often caused by variations in production processes.

Our answer is a proprietary flexible epoxy polymer termination material that is applied to the device under the usual nickel barrier finish. FlexiCap  $^{\text{TM}}$  will accommodate a greater degree of board bending than conventional capacitors.

Ranges are available with FlexiCap<sup>™</sup> termination material offering increased reliability and superior mechanical performance (board flex and temperature cycling) when compared with standard termination materials. Refer to Syfer application note reference AN0001. FlexiCap<sup>™</sup> capacitors enable the board to be bent almost twice as much as before mechanical cracking occurs. Refer to application note AN0002.

FlexiCap<sup>™</sup> is also suitable for space applications having passed thermal vacuum outgassing tests. Refer to Syfer application note reference AN0026.



FlexiCap™ MLCC cross section

Syfer has delivered millions of FlexiCap $^{\text{TM}}$  components and during that time has collected substantial test and reliability data, working in partnership with customers world wide, to eliminate mechanical cracking.

An additional benefit of FlexiCap  $^{\text{TM}}$  is that MLCCs can withstand temperature cycling from -55 to 125  $^{\circ}$ C in excess of 1,000 times without cracking.

 $FlexiCap^{TM}$  termination has no adverse effect on any electrical parameters, nor affects the operation of the MLCC in any way.

#### **Application Notes**

FlexiCap<sup>TM</sup> may be handled, stored and transported in the same manner as standard terminated capacitors. The requirements for mounting and soldering FlexiCap<sup>TM</sup> are the same as for standard SMD capacitors.

For customers currently using standard terminated capacitors there should be requirement to change the assembly process when converting to  $\mathsf{FlexiCap}^\mathsf{TM}$ .

Based upon the board bend tests in accordance with IEC 60384-1 the amount of board bending required to mechanically crack a FlexiCap  $^{\text{TM}}$  terminated capacitor is significantly increased compared with standard terminated capacitors.

Product: X7R	Typical bend performance under AEC-Q200 test conditions
Standard Termination	2mm to 3mm
FlexiCap™	Typically 8mm to 10mm

# REACH (Registration, Evaluation, Authorisation and restriction of Chemicals) Statement

The main purpose of REACH is to improve the protection of human health and the environment from the risks arising from the use of chemicals.

Syfer Technology Ltd maintains both ISO 14001, Environmental Management System and OHSAS 18001 Health & Safety Management System approvals that require and ensure compliance with corresponding legislation such as REACH.

For further information, please contact the sales office at <a href="mailto:SyferSales@knowles.com">SyferSales@knowles.com</a>

#### **RoHS Compliance**

Syfer routinely monitors world wide material restrictions (e.g., EU/China and Korea RoHS mandates) and is actively involved in shaping future legislation.

All standard COG/NPO, X7R, X5R and High Q Syfer MLCC products are compliant with the EU RoHS directive (see below for special exemptions) and those with plated terminations are suitable for soldering common lead free solder alloys (refer to 'Soldering Information' for more details on soldering limitations). Compliance with EU RoHS directive automatically signifies compliance with some other legislation (e.g., Korea RoHS). Please refer to the Sales Office for details of compliance with other materials legislation.

Breakdown of material content, SGS analysis reports and tin whisker test results are available on request.

Most Syfer MLCC components are available with non-RoHS compliant tin/lead (SnPb) Solderable termination finish for exempt applications and where pure tin is not acceptable. Other tin free termination finishes may also be available – please refer to the Sales Office for further details.

X8R ranges <250Vdc are not RoHS 2011/65/EU compliant.

115Vac 400Hz ranges are not RoHS 2011/65/EU compliant.

Check the website, <u>www.knowlescapacitors.com/syfer</u> for latest RoHS update.

#### **Export Controls and Dual-use Regulations**

Certain Syfer catalogue components are defined as 'dual-use' items under international export controls – those that can be used for civil and military purposes which meet certain specified technical standards.

The defining criteria for a dual-use component with respect to Syfer products is one with a voltage rating of >750V and a capacitance value >250nF and a series inductance <10nH.

Components defined as 'dual-use' under the above criteria automatically require a licence for export outside the EU, and may require a licence for export with the EU.

The application for a licence is routine, but customers for these products will be asked to supply further information.

Please refer to the sales office if you require any further information on export restrictions.

Other special components may additionally need to comply with export regulations.



#### **Ageing of Ceramic Capacitors**

Capacitor ageing is a term used to describe the negative, logarithmic capacitance change which takes place in ceramic capacitors with time. The crystalline structure for barium titanate based ceramics changes on passing through its Curie temperature (known as the Curie Point) at about 125°C. The domain structure relaxes with time and in doing so, the dielectric constant reduces logarithmically; this is known as the ageing mechanism of the dielectric constant. The more stable dielectrics have the lowest ageing rates.

The ageing process is reversible and repeatable. Whenever the capacitor is heated to a temperature above the Curie Point the ageing process starts again from zero.

The ageing constant, or ageing rate, is defined as the percentage loss of capacitance due to the ageing process of the dielectric which occurs during a decade of time (a tenfold increase in age) and is expressed as percent per logarithmic decade of hours. As the law of decrease of capacitance is logarithmic, this means that for a capacitor with an ageing rate of 1% per decade of time, the capacitance will decrease at a rate of:

- a) 1% between 1 and 10 hours
- An additional 1% between the following 10 and 100 hours
- An additional 1% between the following 100 and 1000 hours
- d) An additional 1% between the following 1000 and 10000 hours
- e) The ageing rate continues in this manner throughout the capacitor's life.

Typical values of the ageing constant for our MLCCs are

Dielectric Class	Typical Values
Ultra Stable COG/NPO	Negligible capacitance loss through ageing
Stable X7R	<2% per decade of time

#### **Capacitance Measurements**


Because of ageing it is necessary to specify an age for reference measurements at which the capacitance shall be within the prescribed tolerance. This is fixed at 1000 hours, since for all practical purposes there is not much further loss of capacitance after this time.

All capacitors shipped are within their specified tolerance at the standard reference age of 1000 hours after having cooled through their Curie temperature.

The ageing curve for any ceramic dielectric is a straight line when plotted on semi-log paper.

#### Capacitance vs. Time

(Ageing X7R @ 1% per decade)



#### **Tight Tolerance**

One of the advantages of Syfer's unique 'wet process' of manufacture is the ability to offer capacitors with exceptionally tight capacitance tolerances.

The accuracy of the printing screens used in the fully automated, computer controlled manufacturing process allows for tolerance as close as  $\pm\,1\%$  on COG/NPO parts greater than or equal to 10pF. For capacitance value less than 4.7pF tolerances can be as tight as  $\pm\,0.05$ pF.

#### **Periodic Tests Conducted and Reliability Data**

For standard surface mount capacitors components are randomly selected on a sample basis and the following routine tests conducted:

- Load Test. 1,000 hours @ 125°C (150°C for X8R).
   Applied voltage depends on components tested
- Humidity Test. 168 hours @ 85°C/85%RH
- Board Deflection (bend test)


Test results are available on request.

#### **Conversion Factors**

From	То	Operation	
FITs	MTBF (hours)	10° ÷ FITs	
FITs	MTBF (years)	10 <sup>9</sup> ÷ (FITs × 8760)	

FIT = Failures In Time. 1 FIT = 1 failure in 10<sup>9</sup> hours MTBF = Mean Time Between Failure

#### **Example of FIT Data Available**




Component type: 0805 (C0G/NP0 and X7R)

Testing Location: Syfer reliability test department
Results based on: 16,622,000 component test hours



#### **Reel Dimensions**

Tape and reel packing of surface mounting chip capacitors for



automatic placement are in accordance with IEC60286-3.


# 

Symbol	Description	178mm Reel	330mm Reel
A	Reel diameter	178 (7)	330 (13)
G	Reel inside width	8.4 (0.33)	12.4 (0.49)
т	Reel outside width	14.4 (0.56) max	18.4 (0.72) max

#### **Peel Force**

The peel force of the top sealing tape is between 0.2 and 1.0 Newton at  $180^{\circ}$ . The breaking force of the carrier and sealing tape in the direction of unreeling is greater than 10 Newton.

#### **Tape Dimensions**



		Dimensions mm (inches)	
Symbol	Description	8mm Tape	12mm Tape
A <sub>0</sub> B <sub>0</sub> K <sub>0</sub>	Width of cavity Length of cavity Depth of cavity	Dependent on chip size to minimize rotation	
W	Width of tape	8.0 (0.315)	12.0 (0.472)
F	Distance between drive hole centres and cavity centres	3.5 (0.138) 5.5 (0.213)	
E	Distance between drive hole centres and tape edge	1.75 (0.069)	
P <sub>1</sub>	Distance between cavity centres	4.0 (0.156)	8.0 (0.315)
P <sub>2</sub>	Axial distance between drive hole centres and cavity centres	2.0 (0.079)	
P <sub>0</sub>	Axial distance between drive hole centres	4.0 (0.156)	
$D_0$	Drive hole diameter	1.5 (0.059)	
D <sub>1</sub>	Diameter of cavity piercing	1.0 (0.039) 1.5 (0.059)	
Т	Carrier tape thickness	0.3 (0.012) ±0.1 (0.04) 0.4 (0.016) ±0.1 (0.04	
t <sub>1</sub>	Top tape thickness	0.1 (0.004) max	



#### **Packing Information**

#### **Missing Components**

The number of missing components in the tape may not exceed 0.25% of the total quantity with not more than three consecutive components missing. This must be followed by at least six properly placed components

#### Identification

Each reel is labelled with the following information: manufacturer, chip size, capacitance, tolerance, rated voltage, dielectric type, batch number, date code and quantity of components.

#### **Component Orientation**

Tape and reeling is in accordance with IEC 60286 parts 3, which defines the packaging specifications for leadless components on continuous tapes.

Notes: 1) IEC60286-3 states A0 < B0


 Regarding the orientation of 1825 and 2225 components, the termination bands are right to left, NOT front to back. Please see diagram.


#### **Outer Packaging**

Outer carton dimensions mm (inches) max


Reel Size	No. of Reels	L	w	Т
178	1	185	185	25
(7)		(7.28)	(7.28)	(0.98)
178	4	190	195	75
(7)		(7.48)	(7.76)	(2.95)
330	1	335	335	25
(13)		(13.19)	(13.19)	(0.98)

#### **Leader Trailer**





Orientation of 1825 & 2225 components



#### **Reel Quantities**

Chip Size		1812	2220
Reel	178mm (7")	500/1000	500/1000
Quantities	330mm (13")	2000/4000	2000/4000

#### Notes:


- 1) The above quantities per reel are for the maximum manufactured chip thickness. Thinner chips can be taped in larger quantities per reel.
- 2) Where two different quantities are shown for the same case size, please contact the sales office to determine the exact quantity for any specific part number.

#### **Bulk Packing - Tubs**

Chips are supplied in rigid re-sealable plastic tubs together with impact cushioning wadding. Tubs are labelled with the details: chip size, capacitance, tolerance, rated voltage, dielectric type, batch number, date code and quantity of components.

#### **Dimensions mm (inches)**

Н	60mm (2.36")
D	50mm (1.97")





# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Syfer:

```
      1812Y1K00154KXTWS2
      1812Y5000474KXTWS2
      2220Y5000105KXTWS2
      1812Y2000105KXTWS2

      2220Y1K00474KXTWS2
      2220Y2K00104KXTWS2
      2220Y2K00104KXRWS2
      2220Y1K00474KXRWS2

      2220Y2K00104KXBWS2
      1812Y1K00104KJTWS2
      1812Y5000394KJTWS2
      1812Y6300224KJTWS2

      2220Y6300474KJTWS2
      2220Y5000105KJTWS2
      1812Y1K00154KJTWS2
      2220Y1K00474KJTWS2

      2220Y2500225KJTWS2
      1812Y1K20104KJTWS2
      1812Y2500105KJTWS2
      2220Y1K20224KXTWS2

      1812Y6300334KETWS2
      1812Y5000474KETWS2
      1812Y1K00184KETWS2
      2220Y6300105KETWS2

      2220Y1K00474KETWS2
      1812Y2500105KETWS2
      3640Y1K00105KETWS2
```