

# High Speed 8-Bit Monolithic A/D Converter

AD9002

**FEATURES** 

150 MSPS Encode Rate Low Input Capacitance: 17 pF Low Power: 750 mW -5.2 V Single Supply

MIL-STD-883 Compliant Versions Available

APPLICATIONS
Radar Systems
Digital Oscilloscopes/ATE Equipment
Laser/Radar Warning Receivers
Digital Radio
Electronic Warfare (ECM, ECCM, ESM)
Communication/Signal Intelligence


# **GENERAL DESCRIPTION**

The AD9002 is an 8-bit, high speed, analog-to-digital converter. The AD9002 is fabricated in an advanced bipolar process which allows operation at sampling rates in excess of 150 megasamples/ second. Functionally, the AD9002 is comprised of 256 parallel comparator stages whose outputs are decoded to drive the ECL compatible output latches.

An exceptionally wide large signal analog input bandwidth of 160 MHz is due to an innovative comparator design and very close attention to device layout considerations. The wide input bandwidth of the AD9002 allows very accurate acquisition of high speed pulse inputs, without an external track-and-hold. The comparator output decoding scheme minimizes false codes which is critical to high speed linearity.

The AD9002 provides an external hysteresis control pin which can be used to optimize comparator sensitivity to further improve performance. Additionally, the AD9002's low power dissipation of 750 mW makes it usable over the full extended temperature range. The AD9002 also incorporates an overflow

# **FUNCTIONAL BLOCK DIAGRAM**



bit to indicate overrange inputs. This overflow output can be disabled with the overflow inhibit pin.

The AD9002 is available in two grades, one with 0.5 LSB linearity and one with 0.75 LSB linearity. Both versions are offered in an industrial grade,  $-25^{\circ}$ C to  $+85^{\circ}$ C, packaged in a 28-pin DIP and a 28-pin JLCC. The military temperature range devices,  $-55^{\circ}$ C to  $+125^{\circ}$ C, are available in ceramic DIP and LCC packages and are compliant to MIL-STD-883 Class B.

# AD9002-SPECIFICATIONS

# 

Parameter	Temp	AD Min	9002AD Typ	/AJ Max	AD Min	9002BD Typ	/BJ Max	AE Min	99002SΓ Тур	D/SE Max	AD Min	99002TE Typ	)/TE Max	Units
RESOLUTION		8			8			8			8			Bits
DC ACCURACY Differential Linearity Integral Linearity No Missing Codes	+25°C Full +25°C Full Full	GU	0.6 0.6 ARANT	0.75 1.0 1.0 1.2 TEED	GU	0.4 0.4 ARANT	0.5 0.75 0.5 1.2 EED	GU	0.6 0.6 ARANT	0.75 1.0 1.0 1.2 TEED	GU	0.4 0.4 ARANT	0.5 0.75 0.5 1.2 EED	LSB LSB LSB LSB
INITIAL OFFSET ERROR Top of Reference Ladder Bottom of Reference Ladder Offset Drift Coefficient	+25°C Full +25°C Full Full		8 4 20	14 17 10 12		8 4 20	14 17 10 12		8 4 20	14 17 10 12		8 4 20	14 17 10 12	mV mV mV mV μV/°C
ANALOG INPUT Input Bias Current <sup>1</sup> Input Resistance Input Capacitance Large Signal Bandwidth <sup>2</sup> Input Slew Rate <sup>3</sup>	+25°C Full +25°C +25°C +25°C +25°C	100	200 17 160 440	100 200 22	100	200 17 160 440	100 200 22	100	200 17 160 440	100 200 22	100	200 17 160 440	100 200 22	μΑ μΑ kΩ pF MHz V/μs
REFERENCE INPUT Reference Ladder Resistance Ladder Temperature Coefficient Reference Input Bandwidth	+25°C +25°C	64	80 0.25 10	110	64	80 0.25 10	110	64	80 0.25 10	110	64	80 0.25 10	110	Ω Ω/°C MHz
DYNAMIC PERFORMANCE Conversion Rate Aperture Delay Aperture Uncertainty (Jitter) Output Delay (tpD) <sup>4,5</sup> Transient Response <sup>6</sup> Overvoltage Recovery Time <sup>7</sup> Output Rise Time <sup>4</sup> Output Fall Time <sup>4</sup> Output Time Skew <sup>4,8</sup>	+25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C	125 2.5	150 1.3 15 3.7 6 6	5.5 3.0 2.5	125 2.5	150 1.3 15 3.7 6 6	5.5 3.0 2.5	125 2.5	150 1.3 15 3.7 6 6	5.5 3.0 2.5	125 2.5	150 1.3 15 3.7 6 6	5.5 3.0 2.5	MSPS ns ps ns ns ns ns
ENCODE INPUT Logic "1" Voltage <sup>4</sup> Logic "0" Voltage <sup>4</sup> Logic "1" Current Logic "0" Current Input Capacitance Encode Pulse Width (Low) <sup>9</sup> Encode Pulse Width (High) <sup>9</sup>	Full Full Full Full +25°C +25°C +25°C	-1.1 1.5 1.5	3	-1.5 150 120	-1.1 1.5 1.5	3	-1.5 150 120	-1.1 1.5 1.5	3	-1.5 150 120	-1.1 1.5 1.5	3	-1.5 150 120	V V µA µA pF ns ns
OVERFLOW INHIBIT INPUT 0 V Input Current	Full		144	300		144	300		144	300		144	300	μА
AC LINEARITY <sup>10</sup> Effective Bits <sup>11</sup> In-Band Harmonics dc to 1.23 MHz dc to 9.3 MHz dc to 19.3 MHz Signal-to-Noise Ratio <sup>12</sup> Two Tone Intermod Rejection <sup>13</sup>	+25°C +25°C +25°C +25°C +25°C +25°C	48	7.6 55 50 44 47.6 60		48	7.6 55 50 44 47.6 60		48	7.6 55 50 44 47.6 60		48	7.6 55 50 44 47.6 60		Bits  dB  dB  dB  dB  dB
DIGITAL OUTPUTS <sup>4</sup> Logic "1" Voltage Logic "0" Voltage	Full Full	-1.1		-1.5	-1.1		-1.5	-1.1		-1.5	-1.1		-1.5	V V
POWER SUPPLY <sup>14</sup> Supply Current (-5.2 V)  Nominal Power Dissipation Reference Ladder Dissipation Power Supply Rejection Ratio <sup>15</sup>	+25°C Full +25°C +25°C +25°C		145 750 50 0.8	175 200 1.5		145 750 50 0.8	175 200	skew diffe	145 750 50 0.8	175 200 1.5		145 750 50 0.8	175 200 1.5	mA mA mW mW

REV. B

NOTES  $^1\text{Measured}$  with AIN = 0 V.  $^2\text{Measured}$  by FFT analysis where fundamental is –3 dBc.  $^3\text{Input}$  slew rate derived from rise time (10 to 90%) of full scale input.  $^4\text{Outputs}$  terminated through 100  $\Omega$  to –2 V.  $^5\text{Measured}$  from ENCODE in to data out for LSB only.  $^6\text{For}$  full-scale step input, 8-bit accuracy is attained in specified time.  $^7\text{Recovers}$  to 8-bit accuracy in specified time after 150% full-scale input overvoltage.  $^8\text{Output}$  time skew includes high-to-low and low-to-high transitions as well as

bit-to-bit time skew differences. <sup>9</sup>ENCODE signal rise/fall times should be less than 10 ns for normal operation. <sup>10</sup>Measured at 125 MSPS encode rate. <sup>11</sup>Analog input frequency = 1.23 MHz. <sup>12</sup>RMS signal to rms noise, with 1.23 MHz analog input signal. <sup>13</sup>Input signals 1 V p-p @ 1.23 MHz and 1 V p-p @ 2.30 MHz. <sup>14</sup>Supplies should remain stable within  $\pm 5\%$  for normal operation. <sup>15</sup>Measured at -5.2 V  $\pm 5\%$ . Specifications subject to change without notice.

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltage (-V <sub>S</sub> )6 V
Analog-to-Digital Supply Voltage Differential 0.5 V
Analog Input Voltage V <sub>S</sub> to +0.5 V
Digital Input VoltageV <sub>S</sub> to 0 V
Reference Input Voltage $(+V_{REF} - V_{REF})^2$ 3.5 V to 0.1 V
Differential Reference Voltage 2.1 V
Reference Midpoint Current ±4 mA
ENCODE to ENCODE Differential Voltage 4 V
Digital Output Current 20 mA
Operating Temperature Range
AD9002AD/BD/AN/BN/AP/BP25°C to +85°C
AD9002SE/SD/TD/TE55°C to +125°C
Storage Temperature Range65°C to +150°C
Junction Temperature <sup>3</sup> +175°C
Lead Soldering Temperature (10 sec) +300°C
NOTES
<sup>1</sup> Absolute maximum ratings are limiting values, to be applied individually, and

beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device

 $^{2}+V_{REF} \ge -V_{REF}$  under all circumstances.

<sup>3</sup>Maximum junction temperature (t<sub>j</sub> max) should not exceed 175°C for ceramic packages, and 150°C for plastic packages:

 $t_{J} = PD (\theta_{JA}) + t_{A}$   $PD (\theta_{JC}) + t_{C}$ where

PD = power dissipation

 $\theta_{JA}$  = thermal impedance from junction to ambient (°C/W)  $\theta_{JC}$  = thermal impedance from junction to case (°C/W)

 $t_A$  = ambient temperature (°C)

 $t_C$  = case temperature (°C)

typical thermal impedances are:

typical thermal impedances are: Ceramic DIP  $\theta_{JA} = 56^{\circ}\text{C/W}; \; \theta_{JC} = 20^{\circ}\text{C/W}$  Plastic DIP  $\theta_{JA} = 60^{\circ}\text{C/W}; \; \theta_{JC} = 20^{\circ}\text{C/W}$  Ceramic LCC  $\theta_{JA} = 69^{\circ}\text{C/W}; \; \theta_{JC} = 23^{\circ}\text{C/W}$  PLCC  $\theta_{JA} = 60^{\circ}\text{C/W}; \; \theta_{JC} = 19^{\circ}\text{C/W}.$ 

# **Recommended Operating Conditions**

	Input Voltage				
Parameter	Min	Nominal	Max		
$-V_{\rm S}$	-5.46	-5.20	-4.94		
$+V_{ m REF}$	$-V_{REF}$	0.0 V	+0.1		
$-V_{ m REF}$	-2.1	-2.0	$+V_{REF}$		
Analog Input	$-V_{REF}$		$+V_{REF}$		

# **EXPLANATION OF TEST LEVELS**

Test Level I 100% production tested.

Test Level II 100% production tested at +25°C, and sample tested at specified temperatures.

Test Level III -Sample tested only.

Test Level IV Parameter is guaranteed by design and characterization testing.

Test Level V Parameter is a typical value only.

Test Level VI -All devices are 100% production tested at

+25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

#### **ORDERING GUIDE**

Model	Linearity	Temperature Range	Package Option <sup>1</sup>
AD9002AD	0.75 LSB	-25°C to +85°C	D-28
AD9002BD	0.50 LSB	-25°C to +85°C	D-28
AD9002AJ	0.75 LSB	−25°C to +85°C	J-28
AD9002BJ	0.50 LSB	-25°C to +85°C	J-28
$AD9002SD^2$	0.75 LSB	-55°C to +125°C	D-28
$AD9002SE^2$	0.75 LSB	-55°C to +125°C	E-28A
$AD9002TD^2$	0.50 LSB	-55°C to +125°C	D-28
$AD9002TE^2$	0.50 LSB	-55°C to +125°C	E-28A

<sup>1</sup>D = Ceramic DIP; E = Leadless Ceramic Chip Carrier; J = Ceramic Leaded Chip Carrier.

 $^2$ MIL-STD-883 versions.

#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9002 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. B -3-

# **FUNCTIONAL DESCRIPTION**


Pin #	Name	Description							
1 2	DIGITAL GROUND OVERFLOW INH	One of four digital ground pins. All digital ground pins should be connected together. OVERFLOW INHIBIT controls the data output polarity for overvoltage inputs.							
		Analog Input	Overflow Enabled (Floating or -5.2 V) of D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> D <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub> D <sub>8</sub>	Overflow Inhibited (GND) of D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> D <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub> D <sub>8</sub>					
		$V_{\rm IN} > + V_{\rm REF}$	1 0 0 0 0 0 0 0 0	0 1 1 1 1 1 1 1 1					
		$V_{\rm IN} \le + V_{\rm REF}$	0 X X X X X X X X	0 X X X X X X X X					
3	HYSTERESIS	from -5.2 V to -2.2	V at the Hysteresis control pin. I						
4	+V <sub>REF</sub>	The most positive reference voltage for the internal resistor ladder.							
5	ANALOG CROUND		One of two analog input pins. Both analog input pins should be connected together. One of two analog ground pins. Both analog ground pins should be connected together.						
6	ANALOG GROUND	One of two analog g	ground pins. Both analog ground	pins should be connected together.					
7	ENCODE	Noninverted input of the differential encode input. This pin is driven in conjunction with ENCODE. Data is latched on the rising edge of the ENCODE signal.							
0	ENCODE.								
8 9	ANALOG GROUND	Inverted input of the differential encode input. This pin is driven in conjunction with ENCODE.							
10	ANALOG GROUND ANALOG INPUT	One of two analog ground pins. Both analog ground pins should be connected together.							
11	-V <sub>REF</sub>	One of two analog input pins. Both analog inputs should be connected together.							
12	REF <sub>MID</sub>	The midnoint tan o	The most negative reference voltage for the internal resistor ladder.						
13	DIGITAL GROUND		The midpoint tap on the internal resistor ladder.  One of four digital ground pins. All digital ground pins should be connected together.						
14	DIGITAL GROUND	One of two negative digital supply pins (nominally –5.2 V). Both digital supply pins should be con-							
14	DIGITAL -V <sub>S</sub>	nected together.							
15	D1	Digital data output	(I SR)						
16-19	D2-D5	Digital data output (LSB).  Digital data output.							
20	DIGITAL GROUND	One of four digital ground pins. All digital ground pins should be connected together.							
21,22	ANALOG -V <sub>S</sub>	One of two negative analog supply pins (nominally –5.2 V). Both analog supply pins should be connected together.							
23	DIGITAL GROUND	One of four digital ground pins. All digital ground pins should be connected together.							
24, 25	D6, D7	Digital data output.							
26	D8	Digital data output.  Digital data output (MSB).							
27	OVERFLOW	Overflow data output (WISB).  Overflow data output. Logic high indicates an input overvoltage ( $V_{IN} > +V_{REF}$ ) if OVERFLOW INHIBIT is enabled (overflow enabled, -5.2 V). See OVERFLOW INHIBIT.							
28	DIGITAL -V <sub>S</sub>	One of two negative digital supply pins (nominally –5.2 V). Both digital supply pins should be connected together.							

#### DIP LCC **PLCC** C DIGITAL GROUND C DIGITAL - Vs C OVERFLOW C Do (MSB) DIGITAL GROUND DIGITAL - V<sub>S</sub> OVERFLOW OVERFLOW INH DIGITAL GROUND 1 28 DIGITAL -Vs + V<sub>ref</sub> HYSTERESIS OVERFLOW INH 2 27 OVERFLOW HYSTERESIS 3 26 D<sub>8</sub> (MSB) 25 D, + VREF 4 4 3 2 1 28 27 26 24 D<sub>6</sub> ANALOG INPUT 5 ANALOG INPUT 5 ANALOG GROUND 6 23 DIGITAL GROUND ANALOG INPUT 5 25 D, 24 D<sub>6</sub> 23 DIGITAL GROUND ANALOG GROUND 6 ANALOG GROUND 6 AD9002 22 ANALOG - Vs ENCODE 7 ENCODE 7 23 DIGITAL GROUND AD9002 TOP VIEW (Not to Scale) ENCODE 8 21 ANALOG - Vs ENCODE 8 22 ANALOG -Vs ENCODE B 22 ANALOG -V<sub>S</sub> 21 ANALOG -V<sub>S</sub> ANALOG GROUND 9 20 DIGITAL GROUND 21 ANALOG -Vs ANALOG GROUND 9 ANALOG GROUND 9 ANALOG INPUT 10 19 D<sub>s</sub> ANALOG INPUT 10 20 DIGITAL GROUND ANALOG INPUT 10 20 DIGITAL GROUND - V<sub>REF</sub> 11 18 D<sub>4</sub> 19 Ds 19 D, 17 D<sub>3</sub> REF<sub>MID</sub> 12 DIGITAL GROUND EL DIGITAL - Vs. 11 D. (LSB) 91 D. 91 D. 91 D. 91 D. 91 DIGITAL GROUND 13 16 D<sub>2</sub> 12 13 14 15 16 17 18 REFMO DIGITAL GROUND DIGITAL -Vs D. (LSB) D. (LSB) D. 15 D, (LSB) \*SEE FUNCTION DESCRIPTIONS


PIN DESIGNATIONS

4– REV. B


# TIMING DIAGRAM



# INPUT OUTPUT CIRCUITS




# **BURN-IN DIAGRAM**



ALL RESISTORS  $\pm$  5%,  $\Omega$ ALL CAPACITORS  $\pm 20\%$ ,  $\mu F$ ALL SUPPLIES ±5%

# DIE LAYOUT AND MECHANICAL INFORMATION



Substrate Potential . . . . . . -V<sub>S</sub> Passivation . . . . . . Nitride Die Attach . . . . . . . . . . . . . . Gold Eutectic (Ceramic) ..... Epoxy (Plastic) Bond Wire ..... 1-1.3 mil Gold; Gold Ball Bonding

REV. B -5-

**ECL LOW** 

# AD9002

# APPLICATION INFORMATION

The AD9002 is compatible with all standard ECL logic families, including 10K and 10KH. 100K ECL's logic levels are temperature compensated, and are therefore compatible with the AD9002 (and most other ECL device families) only over a limited temperature range. To operate at the highest encode rates, the supporting logic around the AD9002 will need to be equally fast. Whichever of the ECL logic families is used, special care must be exercised to keep digital switching noise away from the analog circuits around the AD9002. The two most critical items are digital supply lines and digital ground return.

The input capacitance of the AD9002 is an exceptionally low 17 pF. This allows the use of a wide range of input amplifiers, both hybrid and monolithic. To take full advantage of the wide input bandwidth of the AD9002, a hybrid amplifier such as the AD9610 will be required. For those applications that do not require the full input bandwidth of the AD9002, more traditional monolithic amplifiers, such as the AD846, will work very well. Overall performance with any amplifier can be improved by inserting a 10  $\Omega$  resistor in series with the amplifier output.

The output data is buffered through the ECL compatible output latches. All data is delayed by one clock cycle, in addition to the latch propagation delay ( $t_{PD}$ ), before becoming available at the outputs. Both the analog-to-digital conversion cycle and the data transfer to the output latches are triggered on the rising edge of the differential, ECL compactible ENCODE signal (see timing diagram). In applications where only a single-ended signal is available, the AD96685, a high speed, ECL voltage comparator, can be employed to generate the differential signals. All ECL signals (including the overflow bit) should be terminated properly to avoid ringing and reflection.

The AD9002 also incorporates a HYSTERESIS control pin which provides from 0 mV to 10 mV of additional hysteresis in the comparator input stages. Adjustments in the HYSTERESIS control voltage may help improve noise immunity and overall performance in harsh environments.

The OVERFLOW INHIBIT pin of the AD9002 determines how the converter handles overrange inputs (AIN  $\geq$  +V<sub>REF</sub>). In the "enabled" state (floating at -5.2 V), the OVERFLOW output will be at logic HIGH and all other outputs will be at logic LOW for overrange inputs (return-to-zero operation). In the "inhibited" state (tied to ground), the OVERFLOW output will be at logic LOW, and all other outputs will be at logic HIGH for overrange inputs (nonreturn-to-zero operation).

The AD9002 provides outstanding error rate performance. This is due to tight control of comparator offset matching and a fault tolerant decoding stage. Additional improvements in error rate are possible through the addition of hysteresis (see HYSTER-ESIS control pin). This level of performance is extremely important in fault-sensitive applications such as digital radio (QAM).

Dramatic improvements in comparator design and construction give the AD9002 excellent dynamic characteristics, especially SNR (signal-to-noise ratio). The 160 MHz input bandwidth and low error rate performance give the AD9002 an SNR of 48 dB with a 1.23 MHz input. High SNR performance is particularly important in wide bandwidth applications, such as pulse signature analysis, commonly performed in advanced radar receivers.


#### LAYOUT SUGGESTIONS

Designs using the AD9002, like all high speed devices, must follow a few basic layout rules to insure optimum performance. Essentially, these guidelines are meant to avoid many of the problems associated with high speed designs. The first requirement is for a substantial ground plane around and under the AD9002. Separate ground plane areas for the digital and analog components may be useful, but these separate grounds should be connected together at the AD9002 to avoid the effects of "ground loop" currents.

The second area that requires an extra degree of attention involves the three reference inputs,  $+V_{REF}$ ,  $REF_{MID}$ , and  $-V_{REF}$ . The  $+V_{REF}$  input and the  $-V_{REF}$  input should both be driven from a low impedance source (note that the  $+V_{REF}$  input is typically tied to analog ground). A low drift amplifier should provide satisfactory results, even over an extended temperature range. Adjustments at the  $REF_{MID}$  input may be useful in improving the integral linearity by correcting any reference ladder skews. The application circuit shown below demonstrates a simple and effective means of driving the reference circuit.


The reference inputs should be adequately decoupled to ground through 0.1  $\mu F$  chip capacitors to limit the effects of system noise on conversion accuracy. The power supply pins must also be decoupled to ground to improve noise immunity; 0.1  $\mu F$  and 0.01  $\mu F$  chip capacitors are recommended.

The analog input signal is brought into the AD9002 through two separate input pins. It is very important that the two input pins be driven symmetrically with equal length electrical connections. Otherwise, aperture delay errors may degrade converter performance at high frequencies.




Typical AD9002 Application

# **AD9002 EVALUATION CIRCUIT**



\*CONTACT FACTORY ABOUT EVALUATION BOARD AVAILABILITY

# **AD9002 DYNAMIC PERFORMANCE**




ANALOG INPUT FREQUENCY (0.1dB BELOW FULL SCALE)
125 MSPS ENCODE RATE

REV. B -7-

# **OUTLINE DIMENSIONS**


Dimensions shown in inches and (mm).

# 28-Pin Plastic DIP Package




LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH. LEADS ARE SOLDER DIPPED OR TIN PLATED ALLOY 42 OR COPPER.

# 28-Pin Ceramic Side-Brazed DIP




LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH.
LEADS ARE GOLD PLATED (50 MICROINCHES MIN) KOVAR OF ALLOY 42
OR SOLDER DIPPED.

# 28-Pin Cerdip




LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH.
LEADS ARE SOLDER DIPPED OR TIN PLATED KOVAR OR ALLOY 42.

# 28-Pin Leadless Chip Carrier



NOTES
'THIS DIMENSION CONTROLS THE OVERALL PACKAGE THICKNESS.
'APPLIES TO ALL FOUR SIDES.
TERMINALS ARE GOLD PLATED OR SOLDER DIPPED.

# 28-Pin PLCC Package



\_8\_ REV. B