

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <a href="http://www.nxp.com">http://www.nxp.com</a>, <a href="http://www.semiconductors.philips.com/">http://www.nxp.com</a>, <a href="http://www.nexperia.com/">http://www.nexperia.com/</a>, <a href="http://www.nexperia.com/">http://www.nexperia.com/</a>, <a href="http://www.nexperia.com/">use http://www.nexperia.com/</a>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

# 74LVT125; 74LVTH125

3.3 V quad buffer; 3-state

Rev. 7 — 31 May 2016

**Product data sheet** 

#### 1. **General description**

The 74LVT125; 74LVTH125 is a high-performance BiCMOS product designed for V<sub>CC</sub> operation at 3.3 V.

This device combines low static and dynamic power dissipation with high speed and high output drive. The 74LVT125; 74LVTH125 device is a quad buffer that is ideal for driving bus lines. The device features four output enable inputs (1OE, 2OE, 3OE and 4OE), each controlling one of the 3-state outputs.

### 2. Features and benefits

- Quad bus interface
- 3-state buffers
- Output capability: +64 mA and -32 mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
- Live insertion and extraction permitted
- No bus current loading when output is tied to 5 V bus
- Power-up 3-state
- Latch-up protection:
  - JESD78: exceeds 500 mA
- ESD protection:
  - MIL STD 883 method 3015; exceeds 2000 V
  - Machine model: exceeds 200 V




# 3. Ordering information

Table 1. Ordering information


Type number	Package						
	Temperature range	Name	Description	Version			
74LVT125D	–40 °C to +85 °C	SO14	plastic small outline package; 14 leads;	SOT108-1			
74LVTH125D			body width 3.9 mm				
74LVT125DB	–40 °C to +85 °C	SSOP14	plastic shrink small outline package; 14 leads;	SOT337-1			
74LVTH125DB			body width 5.3 mm				
74LVT125PW	–40 °C to +85 °C	TSSOP14	plastic thin shrink small outline package; 14 leads;	SOT402-1			
74LVTH125PW			body width 4.4 mm				
74LVT125BQ	–40 °C to +85 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very	SOT762-1			
74LVTH125BQ			thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm				

# 4. Functional diagram



# 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1 <del>OE</del>	1	1 output enable input (active LOW)
1A	2	1 data input
1Y	3	1 data output
2 <del>OE</del>	4	2 output enable input (active LOW)
2A	5	2 data input
2Y	6	2 data output
GND	7	ground (0 V)
3Y	8	3 data output
3A	9	3 data input
3 <del>OE</del>	10	3 output enable input (active LOW)
4Y	11	4 data output
4A	12	4 data input
4 <del>OE</del>	13	4 output enable input (active LOW)
V <sub>CC</sub>	14	supply voltage

### 6. Functional description

### 6.1 Function table

Table 3. Function table [1]

Control	Input	Output
nOE	nA	nY
L	L	L
L	Н	Н
Н	X	Z

<sup>[1]</sup> H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

# 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>CC</sub>	supply voltage			-0.5	+4.6	V
VI	input voltage		<u>[1]</u>	-0.5	+7.0	V
Vo	output voltage	output in OFF-state or HIGH-state	<u>[1]</u>	-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V		-	-50	mA
I <sub>OK</sub>	output clamping current	V <sub>O</sub> < 0 V		-	-50	mA
Io	output current	output in LOW-state		-	128	mA
		output in HIGH-state		-	-64	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
T <sub>i</sub>	junction temperature		[2]	-	150	°C

<sup>[1]</sup> The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		2.7	-	3.6	V
VI	input voltage		0	-	5.5	V
V <sub>IH</sub>	HIGH-level input voltage		2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage		-	-	0.8	V
I <sub>OH</sub>	HIGH-level output current		-	-	-32	mA
I <sub>OL</sub>	LOW-level output current	none	-	-	32	mA
		current duty cycle $\leq$ 50 %; $f \geq$ 1 kHz	-	-	64	mA
Δt/ΔV	input transition rise and fall rate		0	-	10	ns/V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+85	°C

74LVT\_LVTH125

All information provided in this document is subject to legal disclaimers.

<sup>[2]</sup> The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

# 9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
T <sub>amb</sub> = -	40 °C to +85 °C[1]			1			'
V <sub>IK</sub>	input clamping voltage	$I_{IK} = -18 \text{ mA}; V_{CC} = 2.7 \text{ V}$		-	-0.9	-1.2	V
V <sub>OH</sub>	HIGH-level output voltage	$I_{OH} = -100 \mu A;$ $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		V <sub>CC</sub> - 0.2	V <sub>CC</sub> – 0.1	-	V
		$I_{OH} = -8 \text{ mA}; V_{CC} = 2.7 \text{ V}$		2.4	2.5	-	V
		$I_{OH} = -32 \text{ mA}; V_{CC} = 3.0 \text{ V}$		2.0	2.2	-	V
$V_{OL}$	LOW-level output voltage	V <sub>CC</sub> = 2.7 V					
		I <sub>OL</sub> = 100 μA		-	0.1	0.2	V
		I <sub>OL</sub> = 24 mA		-	0.3	0.5	V
		V <sub>CC</sub> = 3.0 V					
I <sub>I</sub> inp		I <sub>OL</sub> = 16 mA		-	0.25	0.4	V
		I <sub>OL</sub> = 32 mA		-	0.3	0.5	V
		I <sub>OL</sub> = 64 mA		-	0.4	0.55	V
I <sub>I</sub>	input leakage current	all input pins					
		V <sub>CC</sub> = 0 V or 3.6 V; V <sub>I</sub> = 5.5 V		-	1	10	μΑ
		control pins					
		$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}$		-	±0.1	±1	μΑ
		data pins	[2]				
		$V_{CC} = 3.6 \text{ V}; V_{I} = V_{CC}$		-	0.1	1	μΑ
		$V_{CC} = 3.6 \text{ V}; V_I = 0 \text{ V}$		-	-1	-5	μΑ
I <sub>OFF</sub>	power-off leakage current	$V_{CC} = 0 \text{ V}$ ; $V_I \text{ or } V_O = 0 \text{ V to } 4.5 \text{ V}$		-	1	±100	μΑ
I <sub>BHL</sub>	bus hold LOW current	V <sub>CC</sub> = 3 V; V <sub>I</sub> = 0.8 V	[3]	75	150	-	μΑ
I <sub>BHH</sub>	bus hold HIGH current	V <sub>CC</sub> = 3 V; V <sub>I</sub> = 2.0 V		-	-150	-75	μΑ
I <sub>BHLO</sub>	bus hold LOW overdrive current	$V_{CC} = 3.6 \text{ V}; V_I = 0 \text{ V to } 3.6 \text{ V}$		500	-	-	μА
I <sub>BHHO</sub>	bus hold HIGH overdrive current	$V_{CC} = 3.6 \text{ V}; V_I = 0 \text{ V to } 3.6 \text{ V}$		-	-	-500	μА
I <sub>LO</sub>	output leakage current	output in HIGH-state when $V_O > V_{CC}$ ; $V_O = 5.5 \text{ V}$ ; $V_{CC} = 3.0 \text{ V}$		-	60	125	μΑ
I <sub>O(pu/pd)</sub>	power-up/power-down output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_L = \text{GND or } V_{CC};$ $n\overline{OE} = \text{don't care}$	[4]	-	±1	±100	μА
l <sub>OZ</sub>	OFF-state output current	$V_{CC} = 3.6 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}$					
		output HIGH: V <sub>O</sub> = 3.0 V		-	1	5	μΑ
		output LOW: V <sub>O</sub> = 0.5 V	-	-	-1	-5	μΑ

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
I <sub>CC</sub>	supply current	$V_{CC} = 3.6 \text{ V}; V_I = \text{GND or } V_{CC};$ $I_O = 0 \text{ A}$					
		outputs HIGH	-	0.13	0.19	mA	
		outputs LOW	-	2	7	mA	
		outputs disabled	[5]	-	0.13	0.19	mA
Δl <sub>CC</sub>	additional supply current	per input pin; $V_{CC}$ = 3 V to 3.6 V; one input at $V_{CC}$ – 0.6 V and other inputs at $V_{CC}$ or GND	[6]	-	0.1	0.2	mA
Cı	input capacitance	V <sub>I</sub> = 0 V or 3.0 V		-	4	-	pF
Co	output capacitance	outputs disabled; V <sub>O</sub> = 0 V or 3.0 V		-	8	-	pF

- [1] Typical values are measured at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C.
- [2] Unused pins at  $V_{CC}$  or GND.
- [3] This is the bus hold overdrive current required to force the input to the opposite logic state.
- [4] This parameter is valid for any  $V_{CC}$  between 0 V and 1.2 V with a transition time of up to 10 ms. From  $V_{CC}$  = 1.2 V to  $V_{CC}$  = 3.0 V to 3.6 V a transition time of 100  $\mu$ s is permitted. This parameter is valid for  $T_{amb}$  = 25 °C only.
- [5]  $I_{CC}$  is measured with outputs pulled to  $V_{CC}$  or GND.
- [6] This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND.

# 10. Dynamic characteristics

#### Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = -	40 °C to +85 °C[1]					
t <sub>PLH</sub>	LOW to HIGH propagation delay	nAn to nY; see Figure 6				
		V <sub>CC</sub> = 2.7 V	-	-	4.5	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.0	2.7	4.0	ns
t <sub>PHL</sub>	HIGH to LOW propagation delay	nAn to nY; see Figure 6		2.7 4.0 ns  - 4.9 ns  0 2.9 3.9 ns  - 6.0 ns  0 3.4 4.7 ns  - 6.5 ns		
		V <sub>CC</sub> = 2.7 V	-	-	4.9	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.0	2.9	3.9	ns
t <sub>PZH</sub>	OFF-state to HIGH propagation delay	nOE to nY; see Figure 7				
		V <sub>CC</sub> = 2.7 V	-	-	6.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.0	3.4	4.7	ns
t <sub>PZL</sub>	OFF-state to LOW propagation delay	nOE to nY; see Figure 7				
		V <sub>CC</sub> = 2.7 V	-	-	6.5	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.1	3.4	4.7	ns
t <sub>PHZ</sub>	HIGH to OFF-state propagation delay	nOE to nY; see Figure 7				
		V <sub>CC</sub> = 2.7 V	-	-	5.7	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.8	3.7	5.1	ns


 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 8.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>PLZ</sub>	LOW to OFF-state propagation delay	nOE to nY; see Figure 7				
		V <sub>CC</sub> = 2.7 V	-	-	4.0	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.3	2.6	4.5	ns

[1] Typical values are at  $V_{CC} = 3.3 \text{ V}$  and  $T_{amb} = 25 \,^{\circ}\text{C}$ .


### 11. Waveforms



 $V_{M} = 1.5 V.$ 

 $\ensuremath{V_{OL}}$  and  $\ensuremath{V_{OH}}$  are typical voltage output levels that occur with the output load.


Fig 6. Propagation delay input (nA) to output (nY)



 $V_{M} = 1.5 V.$ 

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical voltage output levels that occur with the output load.

Fig 7. Enable and disable times of 3-state outputs



Test data is given in Table 8.

Definitions test circuit:

R<sub>L</sub> = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

V<sub>EXT</sub> = Test voltage for switching times.

Fig 8. Test circuit for measuring switching times


Table 8. Test data

Input				Load		V <sub>EXT</sub>			
V <sub>I</sub>	f <sub>i</sub> t <sub>w</sub> t <sub>r</sub> , t <sub>f</sub>		t <sub>r</sub> , t <sub>f</sub>	C <sub>L</sub> R <sub>L</sub>		t <sub>PHZ</sub> , t <sub>PZH</sub> t <sub>PLZ</sub> , t <sub>PZL</sub> t <sub>I</sub>		t <sub>PLH</sub> , t <sub>PHL</sub>	
2.7 V	≤ 10 MHz	500 ns	≤ 2.5 ns	50 pF	$500 \Omega$	GND	6 V	open	

# 12. Package outline

#### SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE	
	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT108-1	076E06	MS-012			<del>99-12-27</del> 03-02-19


Fig 9. Package outline SOT108-1 (SO14)

74LVT\_LVTH125

All information provided in this document is subject to legal disclaimers.

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	b <sub>p</sub>	C	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT337-1		MO-150				<del>-99-12-27</del> 03-02-19
301337-1		WO-150				03-


Fig 10. Package outline SOT337-1 (SSOP14)

74LVT\_LVTH125

All information provided in this document is subject to legal disclaimers.

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		KEFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT402-1		MO-153				<del>99-12-27</del> 03-02-18
	VERSION	VERSION IEC	VERSION IEC JEDEC	VERSION IEC JEDEC JEITA	VERSION IEC JEDEC JEITA	VERSION IEC JEDEC JEITA PROJECTION

Fig 11. Package outline SOT402-1 (TSSOP14)

74LVT\_LVTH125

All information provided in this document is subject to legal disclaimers.




Fig 12. Package outline SOT762-1 (DHVQFN14)

74LVT\_LVTH125

All information provided in this document is subject to legal disclaimers.

# 13. Abbreviations

#### Table 9. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
TTL	Transistor-Transistor Logic

# 14. Revision history

### Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes			
74LVT_LVTH125 v.7	20160531	Product data sheet	-	74LVT125 v.6			
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity of NXP Semiconductors.</li> </ul>						
	<ul> <li>Legal texts h</li> </ul>	nave been adapted to the ne	ew company name where	e appropriate.			
74LVT_LVTH125 v.6	20060306	Product data sheet	-	74LVT125 v.5			
Modifications:	• <u>Section 3</u> : A 74LVTH125	dded type numbers 74LVTHBQ.	1125D, 74LVTH125DB, 7	74LVTH125PW and			
74LVT125 v.5	20050210	Product data sheet	-	74LVT125 v.4			
74LVT125 v.4	20050207	Product data sheet	-	74LVT125 v.3			
74LVT125 v.3	20040624	Product data sheet	-	74LVT125 v.2			
74LVT125 v.2	19980219	Product specification	-	74LVT125 v.1			
74LVT125 v.1	-	-	-	-			

### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVT\_LVTH125

All information provided in this document is subject to legal disclaimers.

# 74LVT125; 74LVTH125

3.3 V quad buffer; 3-state

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

### 17. Contents

1	General description
2	Features and benefits
3	Ordering information
4	Functional diagram
5	Pinning information
5.1	Pinning
5.2	Pin description
6	Functional description
6.1	Function table
7	Limiting values
8	Recommended operating conditions
9	Static characteristics
10	Dynamic characteristics
11	Waveforms
12	Package outline
13	Abbreviations13
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks15
16	Contact information
17	Contonte 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### NXP:

74LVT125BQ,115 74LVT125D,112 74LVT125DB,112 74LVT125DB,118 74LVT125D,118 74LVT125PW,112

74LVT125PW,118 74LVTH125BQ,115 74LVTH125D,112 74LVTH125DB,112 74LVTH125DB,118 74LVTH125DB,118 74LVTH125PW,118