

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <http://www.nxp.com>, <http://www.philips.com/> or <http://www.semiconductors.philips.com/>, use **<http://www.nexperia.com>**

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © **Nexperia B.V. (year). All rights reserved.**

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

HEF4104B

Quad low-to-high voltage translator with 3-state outputs

Rev. 9 — 29 March 2016

Product data sheet

1. General description

The HEF4104B is a quad low voltage-to-high voltage translator with 3-state outputs. It provides the capability of interfacing low voltage circuits to high voltage circuits. For example low voltage Local Oxidation Complementary MOS (LOCMOS) and Transistor-Transistor Logic (TTL) to high voltage LOCMOS. It has four data inputs (A0 to A3), an active HIGH output enable input (OE), four data outputs (B0 to B3) and their complements ($\bar{B}0$ to $\bar{B}3$).

With OE = HIGH, the outputs B0 to B3 and $\bar{B}0$ to $\bar{B}3$ are in the low impedance ON-state, either HIGH or LOW as determined by the inputs A0 to A3. With OE = LOW, the outputs B0 to B3 and $\bar{B}0$ to $\bar{B}3$ are in the high-impedance OFF-state.

It uses a common negative supply (V_{SS}) and separate positive supplies for the inputs ($V_{DD(A)}$) and the outputs ($V_{DD(B)}$). $V_{DD(A)}$ must always be less than or equal to $V_{DD(B)}$, even during power turn-on and turn-off. For the permissible operating range of $V_{DD(A)}$ and $V_{DD(B)}$ see [Figure 4](#).

Each input protection circuit is terminated between $V_{DD(B)}$ and V_{SS} . This allows the input signals to be driven from any potential between $V_{DD(B)}$ and V_{SS} , without regard to current limiting. When driving from potentials greater than $V_{DD(B)}$ or less than V_{SS} , the current at each input must be limited to 10 mA.

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD} , V_{SS} , or another input.

2. Features and benefits

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Inputs and outputs are protected against electrostatic effects
- Specified from $-40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$
- Complies with JEDEC standard JESD 13-B

3. Ordering information


Table 1. Ordering information

All types operate from $-40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$.

Type number	Package		
	Name	Description	Version
HEF4104BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1



4. Functional diagram



The logic diagram for the HEF4104B shows the internal circuitry. It consists of four identical stages, one for each bit (0, 1, 2, 3). Each stage takes an input A_i (A0, A1, A2, or A3) and produces two outputs: B_i and B̄_i. The input A_i is first inverted by a CMOS inverter. The output of this inverter then passes through a "LEVEL CONVERTER" block. The output of the level converter is connected to the inputs of two more CMOS inverters. The outputs of these two inverters are B_i and B̄_i. The power supply for the input inverters is VDD(A), and the power supply for the output inverters is VDD(B). The identifier "001aag264" is located at the bottom right of the diagram.

5. Pinning information

5.1 Pinning




Fig 3. Pin configuration

5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
$V_{DD}(B)$	1	supply voltage port B
$\overline{B}0$ to $\overline{B}3$	2, 7, 9, 14	complementary data output
$B0$ to $B3$	3, 6, 10, 13	data output
$A0$ to $A3$	4, 5, 11, 12	data input
V_{SS}	8	common negative supply voltage (0 V)
OE	15	output enable input
$V_{DD}(A)$	16	supply voltage port A

6. Functional description

Table 3. Function table^[1]

Control	Output	
OE	B_n	\overline{B}_n
H	A_n	\overline{A}_n
L	Z	Z

[1] H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to $V_{SS} = 0$ V (ground).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD(A)}$	supply voltage A	port A; $V_{DD(A)} \leq V_{DD(B)}$	-0.5	+18	V
$V_{DD(B)}$	supply voltage B	port B; $V_{DD(B)} \geq V_{DD(A)}$	-0.5	+18	V
I_{IK}	input clamping current	$V_I < -0.5$ V or $V_I > V_{DD(A)} + 0.5$ V	-	± 10	mA
V_I	input voltage		-0.5	$V_{DD(A)} + 0.5$	V
I_{OK}	output clamping current	$V_O < -0.5$ V or $V_O > V_{DD(B)} + 0.5$ V	-	± 10	mA
$I_{I/O}$	input/output current		-	± 10	mA
I_{DD}	supply current	[1]	-	50	mA
T_{stg}	storage temperature		-65	+150	°C
T_{amb}	ambient temperature		-40	+85	°C
P_{tot}	total power dissipation	$T_{amb} = -40$ °C to +85 °C			
		SO16 [2]	-	500	mW
P	power dissipation	per output	-	100	mW

[1] I_{DD} is the combined current of $I_{DD(A)}$ and $I_{DD(B)}$.

[2] For SO16 packages: above $T_{amb} = 70$ °C, P_{tot} derates linearly at 8 mW/K.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DD(A)}$	supply voltage A		3	-	$\leq V_{DD(B)}$	V
$V_{DD(B)}$	supply voltage B		$\geq V_{DD(A)}$	-	15	V
V_I	input voltage		0	-	$V_{DD(A)}$	V
T_{amb}	ambient temperature	in free air	-40	-	+85	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{DD(A)} = 5$ V	-	-	3.75	$\mu\text{s/V}$
		$V_{DD(A)} = 10$ V	-	-	0.5	$\mu\text{s/V}$
		$V_{DD(A)} = 15$ V	-	-	0.08	$\mu\text{s/V}$

9. Static characteristics


Table 6. Static characteristics

$V_{DD(A)} = V_{DD(B)}$; $V_{SS} = 0$ V; $V_I = V_{SS}$ or $V_{DD(A)}$; unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD} ^[1]	$T_{amb} = -40$ °C		$T_{amb} = +25$ °C		$T_{amb} = +85$ °C		Unit
				Min	Max	Min	Max	Min	Max	
V_{IH}	HIGH-level input voltage	$ I_O < 1$ μ A	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V_{IL}	LOW-level input voltage	$ I_O < 1$ μ A	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V_{OH}	HIGH-level output voltage	$ I_O < 1$ μ A	5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V_{OL}	LOW-level output voltage	$ I_O < 1$ μ A	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I_{OH}	HIGH-level output current	$V_O = 2.5$ V	5 V	-	-1.7	-	-1.4	-	-1.1	mA
		$V_O = 4.6$ V	5 V	-	-0.52	-	-0.44	-	-0.36	mA
		$V_O = 9.5$ V	10 V	-	-1.3	-	-1.1	-	-0.9	mA
		$V_O = 13.5$ V	15 V	-	-3.6	-	-3.0	-	-2.4	mA
I_{OL}	LOW-level output current	$V_O = 0.4$ V	5 V	0.52	-	0.44	-	0.36	-	mA
		$V_O = 0.5$ V	10 V	1.3	-	1.1	-	0.9	-	mA
		$V_O = 1.5$ V	15 V	3.6	-	3.0	-	2.4	-	mA
I_I	input leakage current		15 V	-	± 0.3	-	± 0.3	-	± 1.0	μ A
I_{DD}	supply current	all valid input combinations; $I_O = 0$ A	5 V ^[2]	-	20	-	20	-	150	μ A
			10 V	-	40	-	40	-	300	μ A
			15 V	-	80	-	80	-	600	μ A
I_{OZ}	OFF-state output current	HIGH level; $V_O = V_{DD(B)}$	15 V	-	1.6	-	1.6	-	12.0	μ A
		LOW level; $V_O = V_{SS}$	15 V	-	-1.6	-	-1.6	-	-12.0	μ A
C_I	input capacitance	digital inputs	-	-	-	-	7.5	-	-	pF

[1] V_{DD} is the same as $V_{DD(A)}$ and $V_{DD(B)}$.

[2] I_{DD} is the combined current of $I_{DD(A)}$ and $I_{DD(B)}$.



The shaded area shows the permissible operating range.

Fig 4. $V_{DD(B)}$ as a function of $V_{DD(A)}$

10. Dynamic characteristics

Table 7. Dynamic characteristics

$T_{amb} = 25\text{ }^{\circ}\text{C}$; for test circuit see [Figure 7](#); unless otherwise specified.

Symbol	Parameter	Conditions	Extrapolation formula ^[1]	Min	Typ	Max	Unit
t_{PHL}	HIGH to LOW propagation delay	An to Bn, \overline{Bn} ; see Figure 5					
		$V_{DD(A)} = V_{DD(B)} = 5\text{ V}$	$143\text{ ns} + (0.55\text{ ns/pF})C_L$	-	170	340	ns
		$V_{DD(A)} = V_{DD(B)} = 10\text{ V}$	$69\text{ ns} + (0.23\text{ ns/pF})C_L$	-	80	160	ns
		$V_{DD(A)} = V_{DD(B)} = 15\text{ V}$	$57\text{ ns} + (0.16\text{ ns/pF})C_L$	-	65	135	ns
t_{PLH}	LOW to HIGH propagation delay	An to Bn, \overline{Bn} ; see Figure 5					
		$V_{DD(A)} = V_{DD(B)} = 5\text{ V}$	$143\text{ ns} + (0.55\text{ ns/pF})C_L$	-	170	340	ns
		$V_{DD(A)} = V_{DD(B)} = 10\text{ V}$	$69\text{ ns} + (0.23\text{ ns/pF})C_L$	-	80	160	ns
		$V_{DD(A)} = V_{DD(B)} = 15\text{ V}$	$62\text{ ns} + (0.16\text{ ns/pF})C_L$	-	70	140	ns
t_{THL}	HIGH to LOW output transition time	Bn or \overline{Bn} ; see Figure 6					
		$V_{DD(A)} = V_{DD(B)} = 5\text{ V}$	$10\text{ ns} + (1.00\text{ ns/pF})C_L$	-	60	120	ns
		$V_{DD(A)} = V_{DD(B)} = 10\text{ V}$	$9\text{ ns} + (0.42\text{ ns/pF})C_L$	-	30	60	ns
		$V_{DD(A)} = V_{DD(B)} = 15\text{ V}$	$6\text{ ns} + (0.28\text{ ns/pF})C_L$	-	20	40	ns
t_{TLH}	LOW to HIGH output transition time	Bn or \overline{Bn} ; see Figure 6					
		$V_{DD(A)} = V_{DD(B)} = 5\text{ V}$	$10\text{ ns} + (1.00\text{ ns/pF})C_L$	-	60	120	ns
		$V_{DD(A)} = V_{DD(B)} = 10\text{ V}$	$9\text{ ns} + (0.42\text{ ns/pF})C_L$	-	30	60	ns
		$V_{DD(A)} = V_{DD(B)} = 15\text{ V}$	$6\text{ ns} + (0.28\text{ ns/pF})C_L$	-	20	40	ns
t_{PHZ}	HIGH to OFF-state propagation delay	OE to Bn, \overline{Bn} ; see Figure 6					
		$V_{DD(A)} = V_{DD(B)} = 5\text{ V}$		-	70	135	ns
		$V_{DD(A)} = V_{DD(B)} = 10\text{ V}$		-	55	110	ns
		$V_{DD(A)} = V_{DD(B)} = 15\text{ V}$		-	60	120	ns

Table 7. Dynamic characteristics ...continued $T_{amb} = 25\text{ }^{\circ}\text{C}$; for test circuit see [Figure 7](#); unless otherwise specified.

Symbol	Parameter	Conditions	Extrapolation formula ^[1]	Min	Typ	Max	Unit
t_{PLZ}	LOW to OFF-state propagation delay	OE to Bn, \overline{Bn} ; see Figure 6					
		$V_{DD(A)} = V_{DD(B)} = 5\text{ V}$		-	70	135	ns
		$V_{DD(A)} = V_{DD(B)} = 10\text{ V}$		-	55	105	ns
		$V_{DD(A)} = V_{DD(B)} = 15\text{ V}$		-	55	110	ns
t_{PZH}	OFF-state to HIGH propagation delay	OE to Bn, \overline{Bn} ; see Figure 6					
		$V_{DD(A)} = V_{DD(B)} = 5\text{ V}$		-	195	395	ns
		$V_{DD(A)} = V_{DD(B)} = 10\text{ V}$		-	95	195	ns
		$V_{DD(A)} = V_{DD(B)} = 15\text{ V}$		-	80	165	ns
t_{PZL}	OFF-state to LOW propagation delay	OE to Bn, \overline{Bn} ; see Figure 6					
		$V_{DD(A)} = V_{DD(B)} = 5\text{ V}$		-	195	395	ns
		$V_{DD(A)} = V_{DD(B)} = 10\text{ V}$		-	95	190	ns
		$V_{DD(A)} = V_{DD(B)} = 15\text{ V}$		-	80	160	ns

[1] Typical value of the propagation delay and output transition time can be calculated with the extrapolation formula (C_L in pF).**Table 8. Dynamic power dissipation** $V_{DD(A)} = V_{DD(B)}$; $V_{SS} = 0\text{ V}$; $t_r = t_f \leq 20\text{ ns}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$.

Symbol	Parameter	V_{DD} ^[1]	Typical formula (μW)	where
P_D	dynamic power dissipation	5 V	$P_D = 3000 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2$	f_i = input frequency in MHz; f_o = output frequency in MHz; C_L = output load capacitance in pF; $\Sigma(f_o \times C_L)$ = sum of the outputs; V_{DD} = supply voltage in V.
		10 V	$P_D = 12200 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2$	
		15 V	$P_D = 31000 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2$	

[1] V_{DD} is the same as $V_{DD(A)}$ and $V_{DD(B)}$.

11. Waveforms







Table 9. Measurement points

Input		Output		
V _I	V _M	V _M	V _X	V _Y
V _{SS} or V _{DD(A)}	0.5V _{DD(A)}	0.5V _{DD(B)}	0.1V _{DD(B)}	0.9V _{DD(B)}



a. Input waveforms



b. Test circuit

Test data given in [Table 10](#).
Definitions for test circuit:
DUT = Device Under Test.
 C_L = load capacitance including jig and probe capacitance.
 R_L = load resistance.
 R_T = termination resistance should be equal to the output impedance Z_o of the pulse generator.

Fig 7. Test circuit for measuring switching times

Table 10. Test data

Supplies	Input	Load		V_{EXT}		
$V_{DD(A)} = V_{DD(B)}$	t_r, t_f	R_L	C_L	t_{PHL}, t_{PLH}	t_{PZL}, t_{PLZ}	t_{PZH}, t_{PHZ}
5 V to 15 V	≤ 20 ns	1 k Ω	50 pF	open	$V_{DD(B)}$	V_{SS}

12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1




Fig 8. Package outline SOT109-1 (SO16)

13. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4104B v.9	20160329	Product data sheet	-	HEF4104B v.8
Modifications:	<ul style="list-style-type: none">Type number HEF4104BP (SOT38-4) removed.			
HEF4104B v.8	20111111	Product data sheet	-	HEF4104B v.7
Modifications:	<ul style="list-style-type: none">Section Applications removedTable 6: I_{OH} minimum values changed to maximum			
HEF4104B v.7	20091216	Product data sheet	-	HEF4104B v.6
HEF4104B v.6	20091102	Product data sheet	-	HEF4104B v.5
HEF4104B v.5	20090728	Product data sheet	-	HEF4104B v.4
HEF4104B v.4	20090305	Product data sheet	-	HEF4104B_CNV v.3
HEF4104B_CNV v.3	19950101	Product specification	-	HEF4104B_CNV v.2
HEF4104B_CNV v.2	19950101	Product specification	-	-

14. Legal information

14.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

15. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

16. Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	1
4	Functional diagram	2
5	Pinning information	3
5.1	Pinning	3
5.2	Pin description	3
6	Functional description	3
7	Limiting values	4
8	Recommended operating conditions	4
9	Static characteristics	5
10	Dynamic characteristics	6
11	Waveforms	8
12	Package outline	10
13	Revision history	11
14	Legal information	12
14.1	Data sheet status	12
14.2	Definitions	12
14.3	Disclaimers	12
14.4	Trademarks	13
15	Contact information	13
16	Contents	14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2016.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 29 March 2016

Document identifier: HEF4104B

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

[HEF4104BP,652](#) [HEF4104BT,652](#) [HEF4104BT,653](#)