

# N-channel TrenchMOS logic level FET Rev. 03 — 4 June 2010

**Product data sheet** 

### **Product profile**

#### 1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications.

#### 1.2 Features and benefits

- Low conduction losses due to low on-state resistance
- Q101 compliant

- Suitable for logic level gate drive sources
- Suitable for thermally demanding environments due to 175 °C rating

#### 1.3 Applications

- 12 V and 24 V loads
- Automotive systems

- General purpose power switching
- Motors, lamps and solenoids

#### 1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$V_{DS}$	drain-source voltage	T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 175 °C		-	-	55	V
I <sub>D</sub>	drain current	$V_{GS} = 5 \text{ V}; T_{mb} = 25 \text{ °C};$ see <u>Figure 3</u> ; see <u>Figure 1</u>	<u>[1]</u>	-	-	75	Α
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 2</u>		-	-	300	W
Static char	racteristics						
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A};$ $T_j = 25 \text{ °C};$ see Figure 11; see Figure 12		-	3.5	4.2	mΩ
		$V_{GS} = 10 \text{ V; } I_D = 25 \text{ A;}$ $T_j = 25 \text{ °C}$		-	3.1	3.7	mΩ

**Avalanche ruggedness** 





#### N-channel TrenchMOS logic level FET

Table 1. Quick reference data ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$I_D$ = 75 A; $V_{sup} \le$ 55 V; $R_{GS}$ = 50 $\Omega$ ; $V_{GS}$ = 5 V; $T_{j(init)}$ = 25 °C; unclamped	-	-	1.2	J	
Dynamic cl	Dynamic characteristics						
$Q_{GD}$	gate-drain charge	$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A};$ $V_{DS} = 44 \text{ V}; T_j = 25 \text{ °C};$ see Figure 13	-	37	-	nC	

<sup>[1]</sup> Continuous current is limited by package.

# 2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		
2	D	drain[1]	mb	D
3	S	source		
mb	D	mounting base; connected to drain		mbb076 S
			SOT404 (D2PAK)	

<sup>[1]</sup> It is not possible to make a connection to pin 2.

### 3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BUK964R2-55B	D2PAK	plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped)	SOT404



N-channel TrenchMOS logic level FET

### 4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$V_{DS}$	drain-source voltage	T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 175 °C		-	-	55	V
$V_{DGR}$	drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$		-	-	55	V
V <sub>GS</sub>	gate-source voltage			-15	-	15	V
I <sub>D</sub>	drain current	$T_{mb}$ = 25 °C; $V_{GS}$ = 5 V; see <u>Figure 3</u> ; see <u>Figure 1</u>	<u>[1]</u>	-	-	75	Α
		$T_{mb} = 100  ^{\circ}\text{C};  V_{GS} = 5  \text{V};  \text{see}  \frac{\text{Figure 1}}{}$	<u>[1]</u>	-	-	75	Α
		$T_{mb}$ = 25 °C; $V_{GS}$ = 5 V; see <u>Figure 1</u> ; see <u>Figure 3</u>	[2]	-	-	191	Α
I <sub>DM</sub>	peak drain current	$T_{mb}$ = 25 °C; $t_p$ ≤ 10 μs; pulsed; see Figure 3		-	-	765	Α
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 2</u>		-	-	300	W
T <sub>stg</sub>	storage temperature			-55	-	175	°C
T <sub>j</sub>	junction temperature			-55	-	175	°C
Source-drain	diode						
Is	source current	T <sub>mb</sub> = 25 °C	<u>[1]</u>	-	-	75	Α
			[3]	-	-	191	Α
I <sub>SM</sub>	peak source current	$t_p \le 10 \ \mu s$ ; pulsed; $T_{mb} = 25 \ ^{\circ}C$		-	-	765	Α
Avalanche ru	ggedness						
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$I_D$ = 75 A; $V_{sup}$ ≤ 55 V; $R_{GS}$ = 50 Ω; $V_{GS}$ = 5 V; $T_{j(init)}$ = 25 °C; unclamped		-	-	1.2	J

<sup>[1]</sup> Continuous current is limited by package.

<sup>[2]</sup> Current is limited by power dissipation chip rating.

<sup>[3]</sup> Current is limited by power dissipation chip rating.



#### N-channel TrenchMOS logic level FET




Fig 1. Continuous drain current as a function of mounting base temperature





Fig 2. Normalized total power dissipation as a function of mounting base temperature



 $T_{mb} = 25$ °C;  $I_{DM}$ is single pulse

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage



N-channel TrenchMOS logic level FET

### 5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see Figure 4	-	-	0.5	K/W
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	minimum footprint; mounted on a printed circuit-board	-	50	-	K/W




Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration



#### N-channel TrenchMOS logic level FET

### 6. Characteristics

Table 6. Characteristics

Characteristics					
Parameter	Conditions	Min	Тур	Max	Unit
aracteristics					
drain-source	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = -55 \text{ °C}$	50	-	-	V
breakdown voltage	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	55	-	-	V
gate-source threshold voltage	$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = 25 °C; see <u>Figure 10</u>	1.1	1.5	2	V
	$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = -55 °C; see <u>Figure 10</u>	-	-	2.3	V
	$I_D = 1$ mA; $V_{DS} = V_{GS}$ ; $T_j = 175$ °C; see <u>Figure 10</u>	0.5	-	-	V
drain leakage current	$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.02	1	μΑ
	$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175 \text{ °C}$	-	-	500	μΑ
gate leakage current	$V_{DS} = 0 \text{ V}; V_{GS} = 15 \text{ V}; T_j = 25 \text{ °C}$	-	2	100	nΑ
	$V_{DS} = 0 \text{ V}; V_{GS} = -15 \text{ V}; T_j = 25 \text{ °C}$	-	2	100	nΑ
drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; T_j = 25 \text{ °C};$ see <u>Figure 11</u> ; see <u>Figure 12</u>	-	3.5	4.2	mΩ
	$V_{GS} = 4.5 \text{ V}; I_D = 25 \text{ A}; T_j = 25 \text{ °C}$	-	-	4.4	mΩ
	$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}; T_j = 175 °C;$ see <u>Figure 11</u> ; see <u>Figure 12</u>	-	-	8.4	mΩ
	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}; T_j = 25 ^{\circ}\text{C}$	-	3.1	3.7	mΩ
characteristics					
total gate charge	$I_D = 25 \text{ A}; V_{DS} = 44 \text{ V}; V_{GS} = 5 \text{ V};$	-	95	-	nC
gate-source charge	T <sub>j</sub> = 25 °C; see <u>Figure 13</u>	-	17	-	nC
gate-drain charge		-	37	-	nC
input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz};$	-	7665	10220	pF
output capacitance	T <sub>j</sub> = 25 °C; see <u>Figure 14</u>	-	1044	1253	pF
reverse transfer capacitance		-	466	638	pF
turn-on delay time	$V_{DS} = 30 \text{ V}; R_L = 1.2 \Omega; V_{GS} = 5 \text{ V};$	-	63	-	ns
rise time	$R_{G(ext)} = 10 \Omega; T_j = 25 °C$	-	232	-	ns
turn-off delay time		-	273	-	ns
fall time		-	178	-	ns
internal drain inductance	from upper edge of drain mounting base to centre of die SOT404 ; $T_j = 25  ^{\circ}\text{C}$	-	2.5	-	nΗ
	from drain lead 6 mm from package to centre of die ; $T_j = 25  ^{\circ}\text{C}$	-	4.5	-	nΗ
	from source lead to source bond pad;		7.5		nΗ
	drain-source breakdown voltage gate-source threshold voltage  drain leakage current  gate leakage current  drain-source on-state resistance  total gate charge gate-source charge gate-drain charge input capacitance output capacitance reverse transfer capacitance turn-on delay time rise time turn-off delay time fall time internal drain	$\begin{array}{lll} \textbf{drain-source} \\ \textbf{breakdown voltage} \\ \textbf{drain-source} \\ \textbf{breakdown voltage} \\ \textbf{gate-source threshold} \\ \textbf{voltage} \\ & \begin{array}{ll} I_D = 0.25 \text{ mA; } V_{GS} = 0 \text{ V; } T_j = 25 \text{ °C} \\ \textbf{l}_D = 0.25 \text{ mA; } V_{GS} = 0 \text{ V; } T_j = 25 \text{ °C} \\ \textbf{see } Figure 10 \\ \hline & I_D = 1 \text{ mA; } V_{DS} = V_{GS; } T_j = 25 \text{ °C; } \\ \textbf{see } Figure 10 \\ \hline & I_D = 1 \text{ mA; } V_{DS} = V_{GS; } T_j = 175 \text{ °C; } \\ \textbf{see } Figure 10 \\ \hline & I_D = 1 \text{ mA; } V_{DS} = V_{GS; } T_j = 175 \text{ °C; } \\ \textbf{see } Figure 10 \\ \hline & V_{DS} = 55 \text{ V; } V_{GS} = 0 \text{ V; } T_j = 175 \text{ °C} \\ \hline & V_{DS} = 55 \text{ V; } V_{GS} = 0 \text{ V; } T_j = 175 \text{ °C} \\ \hline & V_{DS} = 0 \text{ V; } V_{GS} = 15 \text{ V; } T_j = 25 \text{ °C} \\ \hline & V_{DS} = 0 \text{ V; } V_{GS} = 15 \text{ V; } T_j = 25 \text{ °C} \\ \hline & V_{DS} = 0 \text{ V; } V_{GS} = 15 \text{ V; } T_j = 25 \text{ °C} \\ \hline & V_{DS} = 0 \text{ V; } V_{GS} = 15 \text{ V; } T_j = 25 \text{ °C} \\ \hline & V_{DS} = 55 \text{ V; } I_D = 25 \text{ A; } T_j = 25 \text{ °C} \\ \hline & V_{GS} = 5 \text{ V; } I_D = 25 \text{ A; } T_j = 25 \text{ °C} \\ \hline & V_{GS} = 5 \text{ V; } I_D = 25 \text{ A; } T_j = 25 \text{ °C} \\ \hline & V_{GS} = 5 \text{ V; } I_D = 25 \text{ A; } T_j = 25 \text{ °C} \\ \hline & V_{GS} = 10 \text{ V; } I_D = 25 \text{ A; } T_j = 25 \text{ °C} \\ \hline & V_{GS} = 10 \text{ V; } I_D = 25 \text{ A; } T_j = 25 \text{ °C} \\ \hline & V_{GS} = 10 \text{ V; } I_D = 25 \text{ A; } T_j = 25 \text{ °C} \\ \hline & V_{GS} = 10 \text{ V; } I_D = 25 \text{ A; } T_j = 25 \text{ °C} \\ \hline & V_{GS} = 10 \text{ V; } I_D = 25 \text{ A; } T_j = 25 \text{ °C} \\ \hline & V_{GS} = 10 \text{ V; } I_D = 25 \text{ A; } T_j = 25 \text{ °C} \\ \hline & V_{GS} = 10 \text{ V; } I_D = 25 \text{ A; } T_j = 25 \text{ °C} \\ \hline & V_{GS} = 10 \text{ V; } I_D = 25 \text{ A; } T_j = 25 \text{ °C} \\ \hline & V_{GS} = 10 \text{ V; } I_D = 25 \text{ A; } T_j = 25 \text{ °C} \\ \hline & V_{GS} = 10 \text{ V; } I_D = 25 \text{ A; } T_j = 25 \text{ °C} \\ \hline & V_{GS} = 10 \text{ V; } I_D = 25 \text{ A; } T_j = 25 \text{ °C} \\ \hline & V_{GS} = 10 \text{ V; } I_D = 25 \text{ A; } T_j = 25 \text{ °C} \\ \hline & V_{GS} = 10 \text{ V; } I_D = 25 \text{ A; } I_J = 25 \text{ °C} \\ \hline & V_{GS} = 10 \text{ V; } I_D = 25 \text{ A; } I_J = 25 \text{ °C} \\ \hline & V_{GS} = 10 \text{ V; } I_J = 25 \text{ °C; } \\ \hline & V_{GS} = 10 \text{ V; } I_J = 25 \text{ °C; } \\ \hline & V_{GS} = 10 $	$\begin{array}{c} \text{drain-source} \\ \text{breakdown voltage} \\ \text{breakdown voltage} \\ \text{ID} = 0.25 \text{ mA}; \ V_{GS} = 0 \text{ V}; \ T_j = .55  ^{\circ}\text{C} \\ \text{JD} = 0.25 \text{ mA}; \ V_{GS} = 0 \text{ V}; \ T_j = 25  ^{\circ}\text{C} \\ \text{So} \\ \text{gate-source threshold} \\ \text{voltage} \\ \\ \hline \\ \begin{array}{c} I_D = 1 \text{ mA}; \ V_{DS} = V_{GS}; \ T_j = .25  ^{\circ}\text{C}; \\ \text{see } Figure \ 10 \\ \hline \\ I_D = 1 \text{ mA}; \ V_{DS} = V_{GS}; \ T_j = .55  ^{\circ}\text{C}; \\ \text{see } Figure \ 10 \\ \hline \\ I_D = 1 \text{ mA}; \ V_{DS} = V_{GS}; \ T_j = .55  ^{\circ}\text{C}; \\ \text{see } Figure \ 10 \\ \hline \\ I_D = 1 \text{ mA}; \ V_{DS} = V_{GS}; \ T_j = .55  ^{\circ}\text{C}; \\ \text{see } Figure \ 10 \\ \hline \\ I_D = 1 \text{ mA}; \ V_{DS} = V_{GS}; \ T_j = .55  ^{\circ}\text{C}; \\ \text{see } Figure \ 10 \\ \hline \\ I_D = 1 \text{ mA}; \ V_{DS} = V_{GS}; \ T_j = .55  ^{\circ}\text{C}; \\ \text{see } Figure \ 10 \\ \hline \\ I_D = 1 \text{ mA}; \ V_{DS} = V_{GS}; \ T_j = .55  ^{\circ}\text{C}; \\ \text{see } Figure \ 10 \\ \hline \\ I_D = 1 \text{ mA}; \ V_{DS} = V_{GS}; \ T_j = .55  ^{\circ}\text{C}; \\ \text{see } Figure \ 10 \\ \hline \\ I_D = 1 \text{ mA}; \ V_{DS} = V_{GS}; \ T_j = .55  ^{\circ}\text{C}; \\ \text{see } Figure \ 10 \\ \hline \\ I_D = 1 \text{ mA}; \ V_{DS} = V_{GS}; \ T_j = .55  ^{\circ}\text{C}; \\ \text{see } Figure \ 10 \\ \hline \\ I_D = 1 \text{ mA}; \ V_{DS} = 0  V; \ V_{DS} = .50  ^{\circ}\text{C}; \\ \text{see } Figure \ 11; \ \text{see } Figure \ 12 \\ \hline \\ V_{GS} = 10  V; \ V_D = .25  \text{A}; \ T_j = .25  ^{\circ}\text{C}; \\ \text{see } Figure \ 11; \ \text{see } Figure \ 12 \\ \hline \\ V_{GS} = 10  V; \ I_D = .25  \text{A}; \ T_j = .25  ^{\circ}\text{C}; \\ \text{see } Figure \ 12 \\ \hline \\ V_{GS} = 10  V; \ V_D = .25  \text{A}; \ T_j = .25  ^{\circ}\text{C}; \\ \text{see } Figure \ 13 \\ \hline \\ \text{substitute}  T_j = .25  ^{\circ}\text{C}; \ \text{see } Figure \ 13 \\ \hline \\ \text{substitute}  - \text{substitute} $		

Source-drain diode



#### N-channel TrenchMOS logic level FET

Table 6. Characteristics ... continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{SD}$	source-drain voltage	$I_S = 40 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C};$ see <u>Figure 15</u>	-	0.85	1.2	V
t <sub>rr</sub>	reverse recovery time		-	78	-	ns
$Q_r$	recovered charge	$V_{GS} = -10 \text{ V}; V_{DS} = 30 \text{ V}; T_j = 25 \text{ °C}$	-	171	-	nC




Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values






Fig 7. Sub-threshold drain current as a function of gate-source voltage



 $T_j = 25^{\circ}C; I_D = 25A$ 

Fig 6. Drain-source on-state resistance as a function of gate-source voltage; typical values



 $T_j = 25^{\circ}C; V_{DS} = 25V$ 

Fig 8. Forward transconductance as a function of drain current; typical values

**Product data sheet** 

#### N-channel TrenchMOS logic level FET




Fig 9. Transfer characteristics: drain current as a function of gate-source voltage; typical values




Fig 10. Gate-source threshold voltage as a function of

junction temperature




Fig 11. Normalized drain-source on-state resistance factor as a function of junction temperature




Fig 12. Drain-source on-state resistance as a function of drain current; typical values



#### N-channel TrenchMOS logic level FET





Fig 13. Gate-source threshold voltage as a function of junction temperature



 $V_{GS} = 0V; f = 1MHz$ 

Fig 14. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values




Fig 15. Reverse diode current as a function of reverse diode voltage; typical values



#### N-channel TrenchMOS logic level FET

### 7. Package outline




Fig 16. Package outline SOT404 (D2PAK)

BUK964R2-55B

Product data sheet

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.





N-channel TrenchMOS logic level FET

# 8. Revision history

#### Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
BUK964R2-55B v.3	20100604	Product data sheet	-	BUK95_964R2_55B-02	
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>				
<ul> <li>Legal texts have been adapted to the new company name where appropria</li> </ul>					
	<ul> <li>Type numb</li> </ul>	er BUK964R2-55B separat	ed from data sheet BUK95	_964R2_55B-02.	
BUK95_964R2_55B-02 (9397 750 10277)	20021008	Product data	-	-	



#### N-channel TrenchMOS logic level FET

#### 9. Legal information

#### 9.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. The product is not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer's third party customer(s) (hereinafter both referred to as "Application"). It is customer's sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

BUK964R2-55B

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.



#### **NXP Semiconductors**

## BUK964R2-55B

#### N-channel TrenchMOS logic level FET

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I<sup>2</sup>C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

**HD Radio** and **HD Radio** logo — are trademarks of iBiquity Digital Corporation.

#### 10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com





#### N-channel TrenchMOS logic level FET

### 11. Contents

1	Product profile	1
1.1	General description	1
1.2	Features and benefits	1
1.3	Applications	1
1.4	Quick reference data	1
2	Pinning information	2
3	Ordering information	2
4	Limiting values	3
5	Thermal characteristics	5
6	Characteristics	ô
7	Package outline10	0
8	Revision history1	1
9	Legal information12	2
9.1	Data sheet status	2
9.2	Definitions12	2
9.3	Disclaimers	2
9.4	Trademarks1	3
10	Contact information	2

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.