



N-channel TrenchMOS standard level FET Rev. 2 — 26 April 2011

Product data sheet

1. **Product profile**

1.1 General description

Standard level gate drive N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using advanced TrenchMOS technology. This product has been designed and qualified to the appropriate AEC standard for use in high performance automotive applications.

1.2 Features and benefits

- AEC-Q101 compliant
- Avalanche robust

- Suitable for standard level gate drive
- Suitable for thermally demanding environment due to 175 °C rating

1.3 Applications

- 12 V Motor, lamp and solenoid loads
- High performance automotive power systems
- High performance Pulse Width Modulation (PWM) applications

1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C	-	-	75	V
I _D	drain current	$V_{GS} = 10 \text{ V}; T_{mb} = 25 \text{ °C};$ see <u>Figure 1</u> ; see <u>Figure 4</u>	[1][2]	-	100	Α
P _{tot}	total power	T _{mb} = 25 °C; see <u>Figure 2</u>	-	-	333	W





N-channel TrenchMOS standard level FET

Table 1. Quick reference data ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static char	acteristics					
R _{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A};$ $T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure 7}}{\text{see } \frac{\text{Figure 8}}{\text{Figure 8}}}$	-	3.4	4	mΩ
I _{GSS}	gate leakage current	$V_{DS} = 0 \text{ V}; V_{GS} = 20 \text{ V};$ $T_j = 25 \text{ °C}$	-	2	100	nA
Avalanche	ruggedness					
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	I_D = 100 A; $V_{\text{sup}} \le 75$ V; R_{GS} = 50 Ω ; V_{GS} = 10 V; $T_{j(\text{init})}$ = 25 °C; unclamped	-	-	630	mJ

^[1] Refer to document 9397 750 12572 for further information.

2. Pinning information

Table 2. Pinning information

		,		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		
2	D	drain[1]	mb	D
3	S	source		
mb	D	mounting base; connected to drain		mbb076 S
			SOT404 (D2PAK)	

^[1] It is not possible to make a connection to pin 2 of the SOT404 package.

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BUK764R0-75C	D2PAK	plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped)	SOT404

^[2] Continuous current is limited by package.



N-channel TrenchMOS standard level FET

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C		-	75	V
V_{DGR}	drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$		-	75	V
V_{GS}	gate-source voltage			-20	20	V
I _D	drain current	T_{mb} = 25 °C; V_{GS} = 10 V; see <u>Figure 1</u> ;	[1][2]	-	100	Α
		see <u>Figure 4</u>	[1][3]	-	199	Α
		T _{mb} = 100 °C; V _{GS} = 10 V; see <u>Figure 1</u>	[1][2]	-	100	Α
I _{DM}	peak drain current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \mu s$; see <u>Figure 4</u>		-	797	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>		-	333	W
T _{stg}	storage temperature			-55	175	°C
Tj	junction temperature			-55	175	°C
Source-drain	diode					
Is	source current	T _{mb} = 25 °C	[3][1]	-	199	Α
			[3][2]	-	100	Α
I _{SM}	peak source current	pulsed; t _p ≤ 10 μs; T _{mb} = 25 °C		-	797	Α
Avalanche rug	ggedness					
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	I_D = 100 A; $V_{sup} \le 75$ V; R_{GS} = 50 Ω ; V_{GS} = 10 V; $T_{j(init)}$ = 25 °C; unclamped		-	630	mJ
E _{DS(AL)R}	repetitive drain-source avalanche energy	see Figure 3	[4][5] [6][7]	-	-	J

^[1] Refer to document 9397 750 12572 for further information.

^[2] Continuous current is limited by package.

^[3] Current is limited by power dissipation chip rating.

^[4] Maximum value not quoted. Repetitive rating defined in avalanche rating figure.


^[5] Single-pulse avalanche rating limited by maximum junction temperature of 175 °C.

^[6] Repetitive avalanche rating limited by an average junction temperature of 170 °C.

^[7] Refer to application note AN10273 for further information.




N-channel TrenchMOS standard level FET



 $V_{\rm GS} \geq 10 \ V \label{eq:VGS}$ (1) Capped at 100 A due to package.

Fig 1. Normalized continuous drain current as a function of mounting base temperature



$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 2. Normalized total power dissipation as a function of mounting base temperature





Fig 3. Single-pulse and repetitive avalanche rating; avalanche current as a function of avalanche time.



N-channel TrenchMOS standard level FET



5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base		-	-	0.45	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient	minimum footprint	[1] -	50	-	K/W

^[1] Mounted on a printed-circuit board; vertical in still air.



N-channel TrenchMOS standard level FET

6. Characteristics

Table 6. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	aracteristics					
$V_{(BR)DSS} \\$	drain-source	$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = -55 \ ^{\circ}C$	70	-	-	V
	breakdown voltage	$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = 25 \ ^{\circ}C$	75	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1$ mA; $V_{DS} = V_{GS}$; $T_j = 25$ °C; see <u>Figure 5</u> ; see <u>Figure 6</u>	2	3	4	V
V_{GSth}	gate-source threshold voltage	$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = 175 \text{ °C}$; see <u>Figure 5</u> ; see <u>Figure 6</u>	1	-	-	V
		$I_D = 1 \text{ mA}$; $V_{DS} = V_{GS}$; $T_j = -55 \text{ °C}$; see <u>Figure 5</u> ; see <u>Figure 6</u>	-	-	4.4	V
I _{DSS}	drain leakage current	$V_{DS} = 75 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.02	1	μΑ
I _{GSS}	gate leakage current	$V_{GS} = 20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	2	100	nA
		V_{GS} = -20 V; V_{DS} = 0 V; T_j = 25 °C	-	2	100	nA
R _{DSon}	drain-source on-state resistance	V_{GS} = 10 V; I_D = 25 A; T_j = 175 °C; see <u>Figure 7</u> ; see <u>Figure 8</u>	-	-	8.4	mΩ
		V_{GS} = 10 V; I_D = 25 A; T_j = 25 °C; see <u>Figure 7</u> ; see <u>Figure 8</u>	-	3.4	4	mΩ
I _{DSS}	drain leakage current	$V_{DS} = 75 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175 \text{ °C}$	-	-	500	μΑ
Dynamic	characteristics					
Q _{G(tot)}	total gate charge	$I_D = 25 \text{ A}; V_{DS} = 60 \text{ V}; V_{GS} = 10 \text{ V};$ see Figure 9	-	142	-	nC
Q_{GS}	gate-source charge		-	36	-	nC
Q_{GD}	gate-drain charge		-	67	-	nC
V _{GS(pl)}	gate-source plateau voltage	$I_D = 25 \text{ A}$; $V_{DS} = 60 \text{ V}$; see Figure 9	-	5	-	V
C _{iss}	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz};$	-	8744	11659	pF
C _{oss}	output capacitance	T _j = 25 °C; see <u>Figure 10</u>	-	923	1108	pF
C _{rss}	reverse transfer capacitance		-	579	793	pF
t _{d(on)}	turn-on delay time	V_{DS} = 30 V; R_{L} = 1.2 Ω ; V_{GS} = 10 V;	-	65	-	ns
t _r	rise time	$R_{G(ext)} = 10 \Omega$	-	133	-	ns
$t_{d(off)}$	turn-off delay time		-	146	-	ns
t _f	fall time		-	119	-	ns
L _D	internal drain inductance	from upper edge of drain mounting base to centre of die	-	2.5	-	nΗ
L _S	internal source inductance	from source lead to source bonding pad	-	7.5	-	nΗ
Source-d	rain diode					
V_{SD}	source-drain voltage	$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C};$ see <u>Figure 11</u>	-	0.85	1.2	V
t _{rr}	reverse recovery time	$I_S = 20 \text{ A}$; $dI_S/dt = -100 \text{ A/}\mu\text{s}$; $V_{GS} = 0 \text{ V}$;	-	83	-	ns
Q _r	recovered charge	$V_{DS} = 25 \text{ V}$		155	-	nC



N-channel TrenchMOS standard level FET




Fig 5. Gate-source threshold voltage as a function of junction temperature





Fig 7. Drain-source on-state resistance as a function of gate-source voltage; typical values



 $T_j = 25 \,^{\circ}C; V_{DS} = 5V$

Fig 6. Sub-threshold drain current as a function of gate-source voltage




Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature



N-channel TrenchMOS standard level FET






Fig 9. Gate-source voltage as a function of gate charge; typical values



 $V_{GS} = 0V; f = 1MHz$

Fig 10. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values



 $V_{GS} = 0V$

Fig 11. Source current as a function of source-drain diode; typical values



N-channel TrenchMOS standard level FET

7. Package outline




Fig 12. Package outline SOT404 (D2PAK)



N-channel TrenchMOS standard level FET

8. Revision history

Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
BUK764R0-75C v.2	20110426	Product data sheet	-	BUK764R0-75C_1		
Modifications:	 The format of of NXP Semic 		lesigned to comply with	gned to comply with the new identity guidelines		
	 Legal texts ha 	ve been adapted to the new	company name where	appropriate.		
BUK764R0-75C_1	20060817	Product specification	-	-		



N-channel TrenchMOS standard level FET

9. Legal information

9.1 Data sheet status

Document status [1] [2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Preview — The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet

9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. The product is not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the

BUK764R0-75C

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.



NXP Semiconductors

BUK764R0-75C

N-channel TrenchMOS standard level FET

Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

HD Radio and **HD Radio** logo — are trademarks of iBiquity Digital Corporation.

10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com





N-channel TrenchMOS standard level FET

11. Contents

1	Product profile
1.1	General description
1.2	Features and benefits
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values3
5	Thermal characteristics5
6	Characteristics6
7	Package outline9
8	Revision history10
9	Legal information11
9.1	Data sheet status
9.2	Definitions11
9.3	Disclaimers
9.4	Trademarks12
10	Contact information 13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.