





#### SINGLE PHASE SYNCHRONOUS BUCK CONTROLLER

#### **Description**

The AP3591 is a synchronous adaptive on-time buck controller providing high efficiency, excellent transient response and high DC output accuracy for low voltage regulation in notebook application.

The constant-on-time PWM control scheme handles wide input/output voltage ratios with ease and features small external component count and fast transient response.

The operation mode is selectable by EN voltage. A Diode Emulation Mode (DEM) is activated for increasing efficiency at light loads, while PWM mode is activated only for low noise operation. The AP3591 also integrates internal Soft-start, UVLO, OVP, OTP, and programmable OCP to protect the circuit. A Power Good signal is employed to monitor the output voltage.


The AP3591 is available in U-QFN3535-14 package.

#### **Features**

- Fixed Frequency Constant On-time Control; Resisto Programmable Frequency Adjustable from 100kHz to 700kHz
- Good Stability Independent of the Output Capacitor ESR
- · Quick Load Step Response
- Input Voltage Range: 4.5V to 26V
- Output Voltage Range: 0.75V to 5.5V
- CCM/DEM Mode Selection
- Integrated Bootstrap Diode
- Resistor Programmable Current Limit by Low-side R<sub>DS\_ON</sub> Sense
- Integrated Negative Over Current Limit
- Integrated OVP/UVP and Over Thermal Shutdown Function
- Power Good Indicator
- Internal Soft-start
- Integrate Output Discharge (Soft-stop)
- · Safe Start-up into Pre-biased Loads
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)

#### **Pin Assignments**

#### (Top View)



U-QFN3535-14

# Applications


- Notebook Computer, AIO PC
- Low-voltage Distribute Power
- I/O Supplies

Notes

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.
- See http://www.diodes.com/quality/lead\_free.html for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.



# **Typical Applications Circuit**



#### **BOM**

Symbol	Value	Description	Manufacturer	Part Number
C1	10μF/25V	ESR < 4mΩ @400kHz	Murata	GRM31CR61E106KA12
C4	220µF/6.3V	ESR < 9mΩ @300kHz	Sanyo	6SVPE220M
L	1.0µH	DCR < $4m\Omega$ , $I_{MAX} = 24A$	Vishay	IHLP5050CEER1R0M01
Q1	N-MOSFET	$I_{DMAX} = 30A$ , $R_{DS(ON)} = 14m\Omega$	Infineon	BSC119N03S
Q2	N-MOSFET $I_{DMAX} = 30A, R_{DS(ON)} = 14m\Omega$		Infineon	BSC119N03S






# **Pin Descriptions**

Pin Number	Pin Name	Function
1	EN/DEM	Enable/Diode Emulation Mode control input. Connect to VDD for DEM mode; connect to GND for shutdown and float the pin for CCM mode
2	TON	On time/Frequency adjustment pin. Connect to PHASE through a resistor. TON is an input for the PWM controller
3	VOUT	Output voltage pin. Connect to the output of PWM converter. VOUT is an input for the PWM controller
4	VDD	Analog supply voltage input for the internal analog integrated circuit. Bypass to GND with a $1\mu F$ ceramic capacitor
5	FB	Feedback input pin. Connect FB pin to a resistor voltage divider from VOUT to GND to adjust V <sub>OUT</sub> from 0.75V to 3.3V
6	PGOOD	Power good signal open-drain output for PWM converter. This pin will be pulled high when the output voltage is within the target range
7	GND	Analog Ground
8	PGND	Power Ground
9	LGATE	Low-side N-MOSFET gate driver output for the PWM converter. This pin swings between PGND and VDDP
10	VDDP	VDDP is the gate driver supply for external MOSFETs. Bypass to GND with a $1\mu F$ ceramic capacitor
11	cs	Over current trip point set input. Connect a resistor from this pin to signal ground to set threshold for both over current limit and negative over current limit
12	PHASE	The UGATE High-side gate driver return. Also serves as anode of over current comparator
13	UGATE	High-side N-MOSFET floating gate driver output for the PWM converter. This pin swings between PHASE and BOOT
14	воот	Bootstrap pin. A bootstrap capacitor is connected for PWM converter. Connect to an external ceramic capacitor to PHASE
_	Exposed Pad	The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation



# **Functional Block Diagram**





**Absolute Maximum Ratings** (Note 4)

Symbol	Parameter	Rating	Unit
$V_{DD}$ , $V_{DDP}$	Supply Voltage	-0.3 to 6	V
V <sub>BS</sub>	BOOT Pin Voltage	-0.3 to V <sub>PHASE</sub> +6	V
Vugate	Voltage from UGATE to PHASE	-0.3 to 6	V
V <sub>LGATE</sub>	Voltage from LGATE to GND	-0.3 to 6	V
V <sub>PHASE</sub>	Voltage from PHASE to GND	-0.3 to 36	V
$V_{PGND}$	Voltage from PGND to GND	-0.3 to 0.3	V
_	Voltage from Other Pins to GND	-0.3 to 6	V
θја	Thermal Resistance (Junction to Ambient)	60	°C/W
TJ	Operating Junction Temperature	+150	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>LEAD</sub>	Lead Temperature (Soldering, 10Secs)	+260	°C
V <sub>НВМ</sub>	ESD (Human Body Model)	2000	V
V <sub>MM</sub>	ESD (Machine Model)	200	V

Note 4: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.

# **Recommended Operating Conditions**

Symbol	Parameter	Min	Max	Unit
$V_{DD}, V_{DDP}$	Supply Voltage	4.5	5.5	V
V <sub>IN</sub>	Input Voltage	4.5	26	V
Vout(max)	Maximum Output Voltage	-	5.5	V
T <sub>A</sub>	Operating Ambient Temperature	-40	+85	°C



AP3591

# $\textbf{Electrical Characteristics} \ \, (V_{IN} = 12V, \, V_{DD} = V_{DDP} = 5V, \, V_{OUT} = \underbrace{1.05V, \, T_{A} = +25^{\circ}C, \, unless \, otherwise \, specified.})$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SUPPLY INPUT						
V <sub>IN</sub>	Input Voltage	_	4.5	_	26	V
І <sub>Q-ССМ</sub>	Quiescent Current	VDD+VDDP current, CCM, EN floating, V <sub>FB</sub> = 0.8V	-	500	800	μΑ
I <sub>Q-DEM</sub>		$V_{DD}+V_{DDP}$ current, DEM, $V_{EN} = 5V$ , $V_{FB} = 0.8V$	-	500	800	μΑ
I <sub>SHDN</sub>	Shutdown Current	$V_{DD}+V_{DDP}$ current, DEM, $V_{EN}=0V$	_	1	10	μΑ
ON-TIME TIMER, OSCILLA	ATOR FREQUENCY AND SOFT STAR	т				
	0. T.	$V_{PHASE}$ = 12V, $V_{OUT}$ = 2.5V, $R_{ON}$ = 200k $\Omega$	510	630	750	
t <sub>ON</sub>	On Time	$V_{PHASE} = 12V, V_{OUT} = 1.05V, R_{ON} = 200k\Omega$	190	260	330	ns
toff-min	Min Off Time	_	250	400	580	ns
tss	Internal Soft Start Time	_	0.82	1.2	1.5	ms
PWM CONTROLLER GATE	E DRIVERS					
R <sub>U_PH</sub>	Upper Gate Pull-up Resistance	V <sub>BOOT</sub> -V <sub>PHASE</sub> = 5V, 50mA source current	ı	3.3	7	Ω
R <sub>U_GATE</sub>	Upper Gate Sink Resistance	V <sub>BOOT</sub> -V <sub>PHASE</sub> = 5V, 50mA sink current	ı	1	3	Ω
$R_{L\_PH}$	Lower Gate Pull-up Resistance	_	-	1.8	4	Ω
R <sub>L_GATE</sub>	Lower Gate Sink Resistance	V <sub>BOOT</sub> -V <sub>PHASE</sub> = 5V, 50mA source current	1	0.5	2	Ω
-	PHASE Falling to LGATE Rising Delay	V <sub>PHASE</sub> < 1.2V to V <sub>LGATE</sub> > 1.2V	-	30	-	ns
-	LGATE Falling to UGATE Rising Delay	V <sub>LGATE</sub> < 1.2V to (V <sub>UGATE</sub> -V <sub>PHASE</sub> ) > 1.2V	ı	30	_	ns
$V_{BOOT}$	Boot Diode Forward Voltage	$V_{DDP}$ - $V_{BOOT}$ , $I_{BOOT}$ = 10mA	0.5	0.83	1	V
I <sub>BSLK</sub>	V <sub>BS</sub> Leakage Current	V <sub>BOOT</sub> = 34V, V <sub>PHASE</sub> = 28V	-	0.1	1	μΑ
POWER GOOD						
_		PGOOD from low to high	92.5	95	97.5	%
-	PGOOD Threshold	PGOOD from high to low	102	105	107	%
-	PGOOD Lower Threshold Hysteresis	-	_	±5	-	%
$V_{PG\_L}$	PGOOD Low Voltage	_	-	-	0.4	V
I <sub>PG_LEAK</sub>	PGOOD Output Leakage Current	V <sub>PGOOD</sub> = 5V		-	1	μΑ
t <sub>DELAY</sub>	PGOOD Delay Time	Delay for PGOOD pin	16	22	36	μs



AP3591


# **Electrical Characteristics** (Cont. $V_{IN} = 12V$ , $V_{DD} = V_{DDP} = 5V$ , $V_{OUT} = 1.05V$ , $T_A = +25^{\circ}C$ , unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VOUT AND REFERENCE VOL	TAGE					
V <sub>OUT</sub>	Output Voltage –		0.75	_	5.5	V
Rdischarge	Output Discharge Resistance	V <sub>EN</sub> = 0V	_	20	_	Ω
$V_{FB}$	Feedback Voltage	V <sub>DD</sub> = 4.5V to 5.5V	0.742	0.75	0.758	V
I <sub>FB</sub>	Feedback Bias Current	V <sub>FB</sub> = 0.75V	-1	_	1	μA
PROTECTION	•					•
loc	Current Limit Source Current	CS to GND	9	10	11	μA
-	I <sub>OC</sub> Temperature Coefficient	-	-	4500	-	ppm/°C
V <sub>ILIM_</sub> SET	Current Limit Setting Voltage Range	CS to GND	30	-	200	mV
V <sub>OCL_</sub> OFFSET	Over Current Limit Comparator Offset Voltage	V <sub>CS</sub> = 60mV, V <sub>CS-GND</sub> -V <sub>PGND-PHASE</sub>	-10	0	10	mV
Vzc_offset	Zero Crossing Comparator Offset Voltage	V <sub>PHASE</sub> to GND, V <sub>EN</sub> = 5V	-10	0	10	mV
V <sub>UCL_</sub> OFFSET	Negative Over Current Limit Comparator Offset Voltage	EN floating, V <sub>CS</sub> = 60mV, V <sub>CS-GND</sub> -V <sub>PHASE-PGND</sub>	-10	0	10	mV
V <sub>FBOV</sub> /V <sub>FB</sub>	Feedback Over Voltage Threshold	-	120	125	130	%
t <sub>FBOV_D</sub>	Feedback Over Voltage Delay Time	-	_	33	-	μs
V <sub>FBUV</sub> /V <sub>FB</sub>	Feedback Under Voltage Threshold	-	65	70	75	%
t <sub>FBUV_D</sub>	Feedback Under Voltage Protection Delay Time	_	1	28	1	μs
t <sub>FBUV_EN_D</sub>	Feedback Under Voltage Protection Enable Delay Time	-	1.3	2	3.1	ms
V <sub>UVLO</sub>	V <sub>DD</sub> Under Voltage Lock Threshold	V <sub>DD</sub> Rising	3.7	3.9	4.1	V
V <sub>H</sub> ys	V <sub>DD</sub> Under Voltage Lock Hysteresis	_	-	300	-	mV
T <sub>OTSD</sub>	Thermal Shutdown	_	-	+160	-	°C
T <sub>HYS</sub>	Thermal Shutdown Hysteresis	_	ı	+20	ı	°C
LOGIC THRESHOLD						
V <sub>ENH</sub>		Setting DEM mode	2.4	2.65	2.9	V
V <sub>ENH-HYS</sub>		Hysteresis	-	25	_	mV
V <sub>EN_FT</sub>	EN Control Logic Input Voltage	Setting PWM-only mode	1.9	1.96	2	V
V <sub>ENL</sub>		Shutdown Threshold	0.8	1.24	1.6	V
V <sub>ENL-HYS</sub>		Hysteresis	_	65	-	mV




#### **Performance Characteristics**


#### Efficiency vs. Load Current @Vout = 1.05V




#### Efficiency vs. Load Current (CCM vs. DEM)




#### Frequency vs. Load Current




#### Efficiency vs. Load Current @Vout = 2.5V



#### Frequency vs. R<sub>T</sub>




#### Frequency vs. V<sub>IN</sub>






#### **Performance Characteristics (Cont.)**


#### Shutdown Current vs. VIN




#### Power ON from EN @CCM




Power ON from VDD @CCM




I<sub>CS</sub> vs. Temperature (°C)



Power ON from EN @DEM



Power ON from VDD @DEM




Time 1ms/div



# **Performance Characteristics (Cont.)**


# Vout 2V/div Vug 5V/div VLg 5V/div VFB 1V/div Time 200µs/div

# UVP




Time 20µs/div


#### **MODE Transition DEM to CCM**




**MODE Transition CCM to DEM** 



#### **Load Transient Response @ CCM**



Load Transient Response @ DEM



Time 1ms/div



#### **Application Information**

#### 1. Functional Description

The AP3591 is a synchronous step-down controller. Adaptive constant on time (COT) control is employed to provide fast transition response and easy loop stabilization. AP3591 does not have a dedicated in board oscillator. It runs with a pseudo-constant frequency which is set by R<sub>ON</sub>. The output voltage variation is sensed by FB Pin. If V<sub>FB</sub> is below 0.75V, the error comparator will trigger the control logic and generate an ON-time period, in which high side MOSFET is turned on and low side MOSFET is turned off. The ON-time period length is calculated using the following equation:

$$t_{\rm ON} = \frac{V_{\rm OUT}}{V_{\rm IN} \times f}$$

V<sub>OUT</sub> is the output voltage, V<sub>IN</sub> is the input voltage, and f is the switching frequency.

The on-time is the time required for the voltage on this capacitor charging from zero volts to V<sub>OUT</sub>, thereby the ON-time of the high side switch is directly proportional to the output voltage and inversely proportional to the input voltage. The implementation results in a nearly constant switching frequency without the need of a clock generator.

$$t_{ON} = 14.5p \times R_{TON} \times (V_{OUT} + 0.1)/V_{IN} + 50ns$$

After an ON-time period, the AP3591 goes into the OFF-time period. The OFF-time period length depends on  $V_{FB}$  in most case. It will end when  $V_{FB}$  decreases below 0.75V and then the ON-time period is triggered again. If the OFF-time period is less than the minimum OFF time, the minimum OFF time will be applied, which is about 400ns typical.

#### 2. Mode Selection Operation

AP3591 has two operation modes: Continuous Conduction Mode (CCM) and Diode Emulation Mode (DEM). When the EN/DEM pin voltage is higher than 2.9V, AP3591 will operate in DEM mode for high efficiency; when the EN/DEM pin is floating, AP3591 will operate in forced CCM mode to a certain frequency during a light load condition.

#### 2.1 Diode Emulation Mode

If the DEM mode is selected, the AP3591 automatically reduces the switching frequency under a light load condition to get high efficiency. When the output current decreases and heavy load condition is formed, the inductor current decreases as well, and eventually comes close to zero current, which is the boundary between CCM and DEM. The low side MOSFET will turn off whenever the inductor current reaches zero level. The load is provided only by the output capacitor. When FB voltage is lower than 0.75V, the next ON cycle is beginning. The ON-time is kept the same as that in the heavy load condition. The switching frequency increases to keep V<sub>OUT</sub> voltage when the output current increases from light to heavy load. The transition load point is calculated using the following equation:

$$I_{LOAD} = \frac{V_{IN} - V_{OUT}}{2I} \times t_{ON}$$

ton is the on-time.

#### 2.2 Continuous Conduction Mode

When AP3591 operates in CCM mode, the duty cycle V<sub>OUT</sub>/V<sub>IN</sub> is not changed at light load condition. The low side MOSFET keeps on even when inductor current decreases to reverse. The benefit of CCM is to keep the switching frequency fairly constant to avoid a certain frequency during a light load condition.

#### 3. Power On Reset and Soft-start


Power on reset occurs when  $V_{DD}$  rises above approximately 3.9V: the IC will reset the fault latch and prepare the PWM for operation. When  $V_{DD}$  is below 3.6V, the VDD under voltage lockout (UVLO) circuitry inhibits switching by keeping UGATE and LGATE low. A built-in soft-start is used to prevent surge current from power supply input  $V_{IN}$  during turn on (referring to Functional Block Diagram). The error amplifier is a three-input device. Reference voltage  $V_{REF}$  or the internal soft-start voltage  $V_{SS}$  whichever is smaller dominates the behavior of the non-inverting inputs of the error amplifier.  $V_{SS}$  internally ramps up to 95% of 0.75V in 1.2ms for AP3591 after the soft-start cycle is initiated.

Figure 1 shows a typical start-up interval for AP3591 when the EN/DEM pin has been released from a grounded (system shutdown) state.



#### **Application Information (Cont.)**

# Power On from EN (DEM Mode)



Time 400µs/div

Figure 1. Start-up Behavior of AP3591

#### 4. Power Good Output

The AP3591 features power good output to monitor the output voltage. It is an open-drain output and should be connected to a 5V power supply node through a resistor. The power good function is active after the soft start is finished. PGOOD signal becomes high if output voltage reaches  $\pm 5\%$  of the target value after 64 $\mu$ s delay building into the PGOOD circuitry. It will become low immediately if the output voltage goes beyond  $\pm 10\%$  of the target value.

#### 5. Soft Stop

The AP3591 has a built in soft-stop circuitry. The output is discharged with an internal  $20\Omega$  transistor when EN/DEM is low or the device is in a fault condition including UVLO and OTP. The discharge time constant is determined by the output capacitance and resistance of the discharge transistor.

#### 6. Pre-biased Output

Figure 2 shows the normal V<sub>OUT</sub> start-up curve in blue; Initialization begins at T0, and output ramps between T1 and T2. If the output is pre-biased to a voltage less than the expected value, as shown by the magenta curve, the AP3591 will detect that condition. Neither MOSFET will turn on until the soft-start ramp voltage exceeds the output. V<sub>OUT</sub> starts seamlessly ramping from there. If the output is pre-biased to a voltage above the expected value, as showed in the black curve, neither MOSFET will turn on until the output voltage is pulled down to the expected value through external load. Any resistive load connected to the output will help pull down the voltage.




Figure 2. Start-up Behavior with Pre-biased Output Voltage



#### **Application Information (Cont.)**

#### 7. Over Current Protection (OCP)

Figure 3 shows the over current protection (OCP) scheme of AP3591. In each switching cycle, the inductor current is sensed by monitoring the low-side MOSFET in the OFF period. When the voltage between PGND pin and PHASE pin is larger than the over current trip level, the OCP is triggered and the controller keeps the OFF state. Because the R<sub>DS(ON)</sub> of MOSFET increases with the temperature, I<sub>OC</sub> has 4500ppm/°C temperature coefficient to compensate this temperature dependency of R<sub>DS(ON)</sub>.




Figure 3. Over Current Scheme

A resistor R<sub>OC-SET</sub> should be connected from CS pin to GND. An internal current source I<sub>OC</sub> (10µA typically), flowing through R<sub>OC-SET</sub> determines the OCP trip point I<sub>OCSET</sub>, which can be calculated using the following equation:

$$V_{CS}(mV) = 10 \,\mu\text{A} \times R_{OC\text{-SET}}(K\Omega)$$

The load current at over-current threshold (IO\_OCSET), can be calculated using the following equation:

$$\begin{split} &\mathbf{I}_{\text{O\_OCSET}} = \frac{V_{\text{CS}}}{\mathbf{R}_{\text{DS(ON)}}} + \frac{\Delta I_{L(PP)}}{2} \\ &= \frac{V_{\text{CS}}}{\mathbf{R}_{\text{DS(ON)}}} + \frac{1}{2 \times L \times f} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \end{split}$$

V<sub>OUT</sub> is the output voltage, ΔI<sub>L(PP)</sub> is the inductor current ripple peak to peak value and f is the switching frequency.

#### 8. Negative Over Current Protection (NOCP)

The AP3591 supports cycle by cycle negative over current limiting in CCM mode. The over current limit value is the same absolute value as the positive over current limit. If the inductor reverse current is larger than NOCP current at OFF time, the LMOSFET is turned off. The reverse current will flows to VIN through the body diode of HMOSFET. After 400ns delay, LMOSFET is turned on again. If the NOCP is released, the HMOSFET is turned on and the device resumes normal operation.

#### 9. Under Voltage Protection (UVP)

The output voltage is also monitored for under voltage protection. When the output voltage is less than 70% of the setting voltage threshold, under voltage protection is triggered after 28 $\mu$ s delay to prevent false transition. When UVP is triggered, UGATE and LGATE will get low, and the output is discharged with the internal 20 $\Omega$  transistor. UVP is a latched protection; it can only be released by VDD or EN/DEM power-on reset. The UVP blanking time is 2ms during soft-start.

#### 10. Under Voltage Lockout

The AP3591 provides an under voltage lockout circuit to prevent from undefined status at startup. The UVLO circuit shuts down the device when  $V_{DD}$  drops below 3.6V. The UVLO circuit has 300mV hysteresis, which means the device will start up again when  $V_{DD}$  rises to 3.9V.

#### 11. Over Voltage Protection (OVP)

The feedback voltage is continuously monitored for over voltage protection. When OVP is triggered, LGATE will go high and UGATE will go low to discharge the output capacitor.



#### **Application Information (Cont.)**

The AP3591 provides full-time over voltage protection whenever soft-start completes or not. The typical OVP threshold is 125% of the internal reference voltage  $V_{REF}$ . The AP3591 provides latched OVP and can only be released by VDD or EN/DEM power-on reset. There is 33 $\mu$ s delay built into the over voltage protection circuit to prevent false transitions.





Figure 4. Over Voltage Protection

#### 12. Thermal Shutdown

If the junction temperature of the device reaches the thermal shutdown limit of  $\pm 160^{\circ}$ C, the AP3591 shuts itself off. Both UGATE and LGATE are driven low, turning off both MOSFETs. The output is discharged with the internal  $20\Omega$  transistor. When the junction temperature cools down to the required level ( $\pm 140^{\circ}$ C nominal), the device initiates soft-start as during a normal power-up cycle.



# **Ordering Information**



Diodes IC's Pb-free products with "G1" suffix in the part number, are RoHS compliant and green.

Package	Temperature Range	Part Number	Marking ID	Packing	
U-QFN3535-14	-40 to +85°C	AP3591FNTR-G1	ВНА	5000/Tape & Reel	

### **Marking Information**

#### (1) U-QFN3535-14

(Top View)



First Line: Logo and Marking ID Second and Third Lines: Date Code


Y: Year

WW: Work Week of Molding A: Assembly House Code XX: 7<sup>th</sup> and 8<sup>th</sup> Digits of Batch No.



#### Package Outline Dimensions (All dimensions in mm(inch).)


#### (1) Package Type: U-QFN3535-14





# **Suggested Pad Layout**

(1) Package Type: U-QFN3535-14



Dimensions	X=Y	X1=Y1	X2=Y2	X3=Y3	E1	E2
	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)
Value	3.800/0.150	2.100/0.083	0.650/0.026	0.300/0.012	0.500/0.020	1.500/0.059



#### **IMPORTANT NOTICE**

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### **LIFE SUPPORT**

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
  - 1. are intended to implant into the body, or
  - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2014, Diodes Incorporated

www.diodes.com

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Diodes Incorporated:

AP3591FNTR-G1