



April 2000 PRELIMINARY

FDS6609A

P-Channel Logic Level PowerTrench^O MOSFET

General Description

This P-Channel Logic Level MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.


These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.


Applications

- DC/DC converter
- · Load switch
- Motor Drive

Features

- -6.3 A, -30 V. $R_{DS(ON)} = 0.032 \Omega$ @ $V_{GS} = -10 V$ $R_{DS(ON)} = 0.05 \Omega$ @ $V_{GS} = -4.5 V$
- · Low gate charge
- · Fast switching speed
- High performance trench technology for extremely low $R_{DS(ON)}$
- · High power and current handling capability





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V_{DSS}	Drain-Source Voltage		-30	V
V_{GSS}	Gate-Source Voltage		±20	V
l _D	Drain Current - Continuous	(Note 1a)	-6.3	А
	– Pulsed		-40	
P _D	Power Dissipation for Single Operation	(Note 1a)	2.5	W
		(Note 1b)	1.2	
		(Note 1c)	1.0	
T _J , T _{STG}	Operating and Storage Junction Temperat	-55 to +150	°C	

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	50	°C/W
R ₀ JC	Thermal Resistance, Junction-to-Case	(Note 1)	25	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity	
FDS6609A	S6609A FDS6609A		12mm	2500 units	



Symbol	Parameter	Min	Тур	Max	Units	
Off Char	acteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-30			V
<u>ΔBV DSS</u> ΔT _J	Breakdown Voltage Temperature Coefficient	I_D = -250 μA, Referenced to 25°C		-22		mV/°C
l _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μΑ
Igssf	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}$ $V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{CS}, I_D = -250 \mu A$	-1	-1.5	-3	V
ΔV GS(th) ΔT _J	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		4		mV/°C
$R_{DS(on)}$	Static Drain–Source On–Resistance		0.027 0.04 0.04	0.032 0.05 0.54	Ω	
I _{D(on)}	On-State Drain Current	$V_{GS} = -10 \text{ V}, \qquad V_{DS} = -5 \text{ V}$	-20			Α
G FS	Forward Transconductance	$V_{DS} = -10 \text{ V}, \qquad I_D = -7.0 \text{ A}$		14.5		S
Dynamic	: Characteristics					
Ciss	Input Capacitance	$V_{DS} = -15 V$, $V_{GS} = 0 V$,		930		pF
Coss	Output Capacitance	f = 1.0 MHz		278		pF
C _{rss}	Reverse Transfer Capacitance	1		114		pF
Switchin	g Characteristics (Note 2)					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -15 V$, $I_D = -1 A$,		12	21	ns
t _r	Turn-On Rise Time	$V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		11	20	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time	1		33	52	ns
t _f	Turn-Off Fall Time	1		13	23	ns
Qg	Total Gate Charge	$V_{DS} = -15 \text{ V}, \qquad I_D = -7.2 \text{ A},$		18	29	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = -10 \text{ V}$		2.5		nC
Q_{gd}	Gate-Drain Charge]		4.1		nC
Drain-S	ource Diode Characteristics	and Maximum Ratings				
ls	Maximum Continuous Drain-Source				-2.1	Α
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -2.1 \text{ A} \text{(Note 2)}$		-0.76	-1.2	V

Notes

 R_{8JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{8JC} is guaranteed by design while R_{8CA} is determined by the user's board design.



 a) 50°/W when mounted on a 1ir² pad of 2 oz copper



b) 105°/W when mounted on a .04 in² pad of 2 oz copper



c) 125°/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < $300\mu s$, Duty Cycle < 2.0%



Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.

50 75

T J JUNCTION TEMPERATURE (°C)

100

125

150

-25

-50




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.



Typical Characteristics








Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.





Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.








SO-8 Tape and Reel Data and Package Dimensions, continued

SOIC(8lds) Embossed Carrier Tape






Dimensions are in millimeter														
Pkg type	Α0	В0	w	D0	D1	E1	E2	F	P1	P0	K0	Т	Wc	Тс
SOIC(8lds) (12mm)	6.50 +/-0.10	5.30 +/-0.10	12.0 +/-0.3	1.55 +/-0.05	1.60 +/-0.10	1.75 +/-0.10	10.25 min	5.50 +/-0.05	8.0 +/-0.1	4.0 +/-0.1	2.1 +/-0.10	0.450 +/- 0.150	9.2 +/-0.3	0.06 +/-0.02

Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).

20 deg maximum component rotation

Sketch A (Side or Front Sectional View)
Component Rotation




Sketch B (Top View)


Component Rotation



Sketch C (Top View)
Component lateral movement

SOIC(8lds) Reel Configuration: Figure 4.0





7" Diameter Option

B Min

Dim C


Dim C


Dimensions are in inches and millimeters									
Tape Size	Reel Option	Dim A	Dim B	Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)
12mm	7" Dia	7.00 177.8	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	2.165 55	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4
12mm	13" Dia	13.00 330	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	7.00 178	0.488 +0.078/-0.000 12.4 +2/0	0.724 18.4	0.469 - 0.606 11.9 - 15.4



SO-8 Tape and Reel Data and Package Dimensions, continued


SOIC-8 (FS PKG Code S1)





Scale 1:1 on letter size paper
Dimensions shown below are in:
inches [millimeters]

Part Weight per unit (gram): 0.0774



- STANDARD LEAD FINISH:
 200 MICROINCHES / 5.08 MICRONS MINIMUM LEAD / TIN (SOLDER) ON COPPER.
- SO 0.150 WIDE 8 LEADS
- (2.) THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH
- 3. MAXIMUM LEAD 0.024 [0.609]



SuperSOT™-8

SyncFET™

TinyLogic™

UHC™

 VCX^{TM}

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $\begin{array}{lll} \mathsf{ACEx^{TM}} & \mathsf{HiSeC^{TM}} \\ \mathsf{Bottomless^{TM}} & \mathsf{ISOPLANAR^{TM}} \\ \mathsf{CoolFET^{TM}} & \mathsf{MICROWIRE^{TM}} \\ \mathsf{CROSSVOLT^{TM}} & \mathsf{POP^{TM}} \\ \mathsf{E^2CMOS^{TM}} & \mathsf{PowerTrench}^{\circledR} \end{array}$

 $\begin{array}{ll} \mathsf{FACT^{\mathsf{TM}}} & \mathsf{QFET^{\mathsf{TM}}} \\ \mathsf{FACT}\,\mathsf{Quiet}\,\mathsf{Series^{\mathsf{TM}}} & \mathsf{QS^{\mathsf{TM}}} \end{array}$

 $\begin{array}{lll} \mathsf{FAST}^{\scriptscriptstyle{(\!0\!)}} & \mathsf{Quiet}\,\mathsf{Series^{\mathsf{TM}}} \\ \mathsf{FASTr^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{--}3} \\ \mathsf{GTO^{\mathsf{TM}}} & \mathsf{SuperSOT^{\mathsf{TM}}\text{--}6} \end{array}$

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition					
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.					
Preliminary First Production		This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.					
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.					
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.					