

# Cost-Effective, 2A Peak Sink/Source Bus Termination Regulator


## **General Description**

The RT9199 is a simple, cost-effective and high-speed linear regulator designed to generate termination voltage in double data rate (DDR) memory system to comply with the devices requirements. The regulator is capable of actively sinking or sourcing up to peak 2A for DDRII or 1.5A for DDRIII while regulating an output voltage to within 20mV. The output termination voltage can be tightly regulated to track  $1/2V_{DDQ}$  by two external voltage divider resistors or the desired output voltage can be pro-grammed by externally forcing the REFEN pin voltage.

The RT9199 also incorporates a high-speed differential amplifier to provide ultra-fast response in line/load transient. Other features include extremely low initial offset voltage, excellent load regulation, current limiting in bi-directions and on-chip thermal shut-down protection.

The RT9199 are available in both SOP-8 and SOP-8 (Exposed Pad) surface mount packages.

## **Ordering Information**



#### Note:

Richtek products are :

- ▶RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

## **Features**


- Ideal for DDRII / DDRIII V<sub>TT</sub> Applications
- Sink and Source Current :
  - ▶ Peak 2A for DDRII
  - ▶ Peak 1.5A for DDRIII
- Integrated Power MOSFETs
- Generate Termination Voltage for DDR Memory Interfaces
- High Accuracy Output Voltage at Full-Load
- Output Adjustment by Two External Resistors
- Low External Component Count
- Shutdown for Suspend to RAM (STR) Functionality with High-Impedance Output
- Current Limiting Protection
- On-Chip Thermal Protection
- RoHS Compliant and 100% Lead (Pb)-Free

## **Applications**

- Desktop PCs, Notebooks, and Workstations
- Graphics Card Memory Termination
- · Set Top Boxes, Digital TVs, Printers
- · Embedded Systems
- Active Termination Buses
- DDR/II Memory Systems

## **Pin Configurations**

(TOP VIEW)



SOP-8 (Exposed Pad)

DS9199-09 April 2011



## **Marking Information**





RT9199PS: Product Number

YMDNN: Date Code

# RT9199 GSYMDNN

RT9199GS

RT9199GS: Product Number

YMDNN: Date Code

#### RT9199PSP



RT9199PSP: Product Number

YMDNN: Date Code


# RT9199GSP RT9199

**GSPYMDNN** 

RT9199GSP: Product Number

YMDNN: Date Code

## **Typical Application Circuit**



 $R_1 = R_2 = 100 k\Omega$ ,  $R_{TT} = 50 \Omega / 33 \Omega / 25 \Omega$ 

 $C_{OUT(MIN)}$  = 10 $\mu$ F (Ceramic) + 1000 $\mu$ F under the worst case testing condition

 $R_{DUMMY}$  = 1k $\Omega$  as for  $V_{OUT}$  discharge when  $V_{IN}$  is not presented but  $V_{CNTL}$  is presented

 $C_{SS}$  = 1 $\mu$ F,  $C_{IN}$  = 470 $\mu$ F (Low ESR),  $C_{CNTL}$  = 47 $\mu$ F

## **Test Circuit**




Figure 1. Output Voltage Tolerance,  $\Delta V_{LOAD}$ 

DS9199-09 April 2011




Figure 2. Current in Shutdown Mode, ISTBY




Figure 3. Current Limit for High Side, ILIM




Figure 4. Current Limit for Low Side, ILIM




Figure 5. REFEN Pin Shutdown Threshold, VIH & VIL



# **Functional Pin Description**

#### VIN

Input voltage which supplies current to the output pin. Connect this pin to a well-decoupled supply voltage. To prevent the input rail from dropping during large load transient, a large, low ESR capacitor is recommended to use. The capacitor should be placed as close as possible to the VIN pin.

#### **GND (Exposed Pad)**

Common Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.

#### **VCNTL**

VCNTL supplies the internal control circuitry and provides the drive voltage. The driving capability of output current is proportioned to the VCNTL. Connect this pin to 5V bias supply to handle large output current with at least  $1\mu F$  capacitor from this pin to GND. An important note is that VIN should be kept lower or equal to VCNTL.


#### **REFEN**

Reference voltage input and active low shutdown control pin. Two resistors dividing down the VIN voltage on the pin to create the regulated output voltage. Pulling the pin to ground turns off the device by an open-drain, such as 2N7002, signal N-MOSFET.

#### **VOUT**

Regulator output. VOUT is regulated to REFEN voltage that is used to terminate the bus resistors. It is capable of sinking and sourcing current while regulating the output rail. To maintain adequate large signal transient response, typical value of  $1000\mu F$  Al electrolytic capacitor with  $10\mu F$  ceramic capacitors are recommended to reduce the effects of current transients on VOUT.

# **Function Block Diagram**



DS9199-09 April 2011



# Absolute Maximum Ratings (Note 1)

• Input Voltage, V <sub>IN</sub>	6V
• Control Voltage, V <sub>CNTL</sub>	6V
• Power Dissipation, P <sub>D</sub> @ T <sub>A</sub> = 25°C	
SOP-8	0.909W
SOP-8 (Exposed Pad)	1.176W
Package Thermal Resistance (Note 2)	
SOP-8, $\theta_{JA}$	110°C/W
SOP-8, θ <sub>JC</sub>	60°C/W
SOP-8 (Exposed Pad), $\theta_{JA}$	86°C/W
SOP-8 (Exposed Pad), $\theta_{JC}$	15°C/W
• Junction Temperature	125°C
• Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	–65°C to 150°C
• ESD Susceptibility (Note 3)	
HBM (Human Body Mode)	2kV
MM (Machine Mode)	200V
Pocommonded Operating Conditions (Note 4)	

# Recommended Operating Conditions (Note 4)

 $\bullet$  Control Voltage, V\_{CNTL} ------ 5V  $\pm$  5%

## **Electrical Characteristics**

 $(V_{IN} = 1.8 \text{V}/1.5 \text{V}, V_{CNTL} = 5 \text{V}, V_{REFEN} = 0.9 \text{V}/0.75 \text{V}, C_{OUT} = 10 \mu F \text{ (Ceramic)}, T_A = 25 ^{\circ} \text{C}, unless otherwise specified)}$ 

Parameter	Symbol	nbol Test Conditions		Тур	Max	Unit		
Input								
VCNTL Operation Current	I <sub>CNTL</sub>	I <sub>OUT</sub> = 0A		1	2.5	mA		
Standby Current (Note 5)	I <sub>STBY</sub>	$V_{REFEN}$ < 0.2V (Shutdown), RLOAD = 180 $\Omega$		2	90	μА		
Output (DDR II)								
Output Offset Voltage (Note 6)	Vos	I <sub>OUT</sub> = 0A	-10	-	10	mV		
Load Regulation (Note 7)	ΔVLOAD	$V_{IN}$ = 1.8V, $V_{REFIN}$ = 0.9V, $I_{OUT}$ = ±1.8A	-20		20	mV		
		$V_{IN}$ = 1.5V, $V_{REFIN}$ = 0.75V, $I_{OUT}$ = ±1.4A	-10		10			
Protection								
Current limit	I I I I I I I I I I I I I I I I I I I	V <sub>IN</sub> = 1.8V, V <sub>REFIN</sub> = 0.9V	2	1	3.5	5 A		
		V <sub>IN</sub> = 1.5V, V <sub>REFIN</sub> = 0.75V	1.5	I	3.5	A		
Thermal Shutdown Temperature	T <sub>SD</sub>	V <sub>CNTL</sub> = 5V	125	170		°C		
Thermal Shutdown Hysteresis	$\Delta T_{SD}$	V <sub>CNTL</sub> = 5V		35		°C		
REFEN Shutdown								
Shutdown Threshold	V <sub>IH</sub>	Enable	0.6	-		V		
	V <sub>IL</sub>	Shutdown	-		0.15			




- **Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- Note 2.  $\theta_{JA}$  is measured in the natural convection at  $T_A$  = 25°C on a high effective thermal conductivity test board (4 Layers, 2S2P) of JEDEC 51-7 thermal measurement standard. The case point of  $\theta_{JC}$  is on the exposed pad for SOP-8 (Exposed Pad) package.
- Note 3. Devices are ESD sensitive. Handling precaution recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- **Note 5.** Standby current is the input current drawn by a regulator when the output voltage is disabled by a shutdown signal on REFEN pin ( $V_{IL} < 0.15V$ ). It is measured with  $V_{IN} = V_{CNTL} = 5V$ .
- Note 6. VOS offset is the voltage measurement defined as VOUT subtracted from VREFEN.
- **Note 7.** Regulation is measured at constant junction temperature by using a 5ms current pulse. Devices are tested for load regulation in the load range from 0A to 2A peak.


www.richtek.com DS9199-09 April 2011


6





# **Typical Operating Characteristics**


































www.richtek.com DS9199-09 April 2011



## **Application Information**


# Consideration while designing the resistance of voltage divider

Refer to the "Typical Application Circuit". Make sure the current sinking capability of pull-down NMOS is enough for the chosen voltage divider to pull-down the voltage at REFEN pin below 0.15V to shutdown the device.

In addition, the capacitor  $C_{SS}$  and voltage divider form the low-pass filter. There are two reasons doing this design; one is for output voltage soft-start while another is for noise immunity.

# How to reduce power dissipation on Notebook PC or the dual channel DDR SDRAM application?

In notebook application, using RichTek's Patent "Distributed Bus Terminator Topology" with choosing RichTek's product is encouraged.



#### **General Regulator**

The RT9199 could also serves as a general linear regulator. The RT9199 accepts an external reference voltage at REFEN pin and provides output voltage regulated to this reference voltage as shown in Figure 6, where

As other linear regulator, dropout voltage and thermal issue should be specially considered. Figure 7 shows the  $R_{DS(ON)}$  over temperature of RT9199. The minimum dropout voltage

could be obtained by the product of  $R_{\text{DS}(\text{ON})}$  and output current. For thermal consideration, please refer to the relative sections.




Figure 6

## R<sub>DS(ON)</sub> vs. Temperature




Figure 7

### Input Capacitor and Layout Consideration

Place the input bypass capacitor as close as possible to the RT9199. A low ESR capacitor larger than 470uF is recommended for the input capacitor. Use short and wide traces to minimize parasitic resistance and inductance. Inappropriate layout may result in large parasitic inductance and cause undesired oscillation between RT9199 and the preceding power converter.

#### **Thermal Consideration**

RT9199 regulators have internal thermal limiting circuitry designed to protect the device during overload conditions. For continued operation, do not exceed absolute maximum operation junction temperature 125°C. The power dissipation definition in device is:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{Q}$$

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

Where  $T_{J(MAX)}$  is the maximum operation junction temperature 125°C,  $T_A$  is the ambient temperature and the  $\theta_{JA}$  is the junction to ambient thermal resistance. The junction to ambient thermal resistance for SOP-8 package (Exposed Pad) is 86°C/W, on standard JEDEC 51-7 (4 layers, 2S2P) thermal test board. The maximum power dissipation at  $T_A$  = 25°C can be calculated by following formula:

$$P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / 86^{\circ}C/W = 1.163W$$

Figure 8 shows the package sectional drawing of SOP-8 (Exposed Pad). Every package has several thermal dissipation paths. As show in Figure 9, the thermal resistance equivalent circuit of SOP-8 (Exposed Pad). The path 2 is the main path due to these materials thermal conductivity. We define the exposed pad is the case point of the path 2.




Figure 8. SOP-8 (Exposed Pad) Package Sectional Drawing




Figure 9. Thermal Resistance Equivalent Circuit

The thermal resistance  $\theta_{JA}$  of SOP-8 (Exposed Pad) is determined by the package design and the PCB design. However, the package design has been decided. If possible, it's useful to increase thermal performance by the PCB design. The thermal resistance can be decreased by adding copper under the expose pad of SOP-8 package.

Figure 10 show the relation between thermal resistance  $\theta_{JA}$  and copper area on a standard JEDEC 51-7 (4 layers, 2S2P) thermal test board at  $T_A$  = 25°C. We have to consider the copper couldn't stretch infinitely and avoid the tin overflow. We use the "Dog-Bone" copper patterns on the top layer as Figure 11.




Figure 10. Relation Between Thermal Resistance  $\theta_{JA}$  and




Figure 11. Dog-Bone Layout

www.richtek.com DS9199-09 April 2011

As shown in Figure 12, the amount of copper area to which the SOP-8 (Exposed Pad) is mounted affects thermal performance. When mounted to the standard SOP-8 (Exposed Pad) pad of 2 oz. copper (Figure 12.a),  $\theta_{JA}$  is

86°C/W. Adding copper area of pad under the SOP-8 (Exposed Pad) (Figure 12.b) reduces the  $\theta_{JA}$  to 73°C/W. Even further, increasing the copper area of pad to 70mm² (Figure 12.d) reduces the  $\theta_{JA}$  to 65°C/W.






Figure 12. Thermal Resistance vs. Copper Area Layout Thermal Design

# **Outline Information**



Comple ed	Dimensions In Millimeters		Dimensions In Inches		
Symbol	Min	Max	Min	Max	
Α	4.801	5.004	0.189	0.197	
В	3.810	3.988	0.150	0.157	
С	1.346	1.753	0.053	0.069	
D	0.330	0.508	0.013	0.020	
F	1.194	1.346	0.047	0.053	
Н	0.170	0.254	0.007	0.010	
I	0.050	0.254	0.002	0.010	
J	5.791	6.200	0.228	0.244	
М	0.400	1.270	0.016	0.050	

8-Lead SOP Plastic Package



Symbol		Dimensions In Millimeters		Dimensions In Inches	
		Min	Max	Min	Max
А		4.801	5.004	0.189	0.197
В		3.810	4.000	0.150	0.157
С		1.346	1.753	0.053	0.069
D		0.330	0.510	0.013	0.020
F		1.194	1.346	0.047	0.053
Н		0.170	0.254	0.007	0.010
I		0.000	0.152	0.000	0.006
J		5.791	6.200	0.228	0.244
М		0.406	1.270	0.016	0.050
Option 1	Х	2.000	2.300	0.079	0.091
	Υ	2.000	2.300	0.079	0.091
Option 2	Х	2.100	2.500	0.083	0.098
	Υ	3.000	3.500	0.118	0.138

8-Lead SOP (Exposed Pad) Plastic Package

## **Richtek Technology Corporation**

Headquarter

5F, No. 20, Taiyuen Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789 Fax: (8863)5526611

### **Richtek Technology Corporation**

Taipei Office (Marketing)

5F, No. 95, Minchiuan Road, Hsintien City

Taipei County, Taiwan, R.O.C.

Tel: (8862)86672399 Fax: (8862)86672377

Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.