

Data Sheet July 23, 2009 FN6143.2

# 60MHz Rail-to-Rail Input-Output Op Amp

The EL5211A is a low power, high voltage, rail-to-rail input-output amplifier. The EL5211A contains two amplifiers. Operating on nominal supplies ranging from 5V to 15V while consuming only 2.5mA per amplifier, the EL5211A has a bandwidth of 60MHz (-3dB) and provides common-mode input ability beyond the supply rails, as well as rail-to-rail output capability. This enables the EL5211A to offer maximum dynamic range at any supply voltage.

The EL5211A also features fast slewing and settling times, as well as a high continuous output drive capability of 65mA (sink and source). These features make the EL5211A ideal for high speed filtering and signal conditioning application. Other applications include battery-powered, portable devices and anywhere low power consumption is important.

The EL5211A is available in the 8 Ld HMSOP package, features a standard operational amplifier pinout, and is specified for operation over a temperature range of -40°C to +85°C.

# Ordering Information

PART NUMBER (Note)	PART MARKING	PACKAGE (Pb-free)	PKG. DWG. #
EL5211AIYEZ	BBLAA	8 Ld HMSOP (3.0mm)	MDP0050
EL5211AIYEZ-T7*	BBLAA	8 Ld HMSOP (3.0mm)	MDP0050
EL5211AIYEZ-T13*	BBLAA	8 Ld HMSOP (3.0mm)	MDP0050

<sup>\*</sup>Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.


#### **Features**

- · 60MHz (-3dB) bandwidth
- Supply voltage = 4.5V to 16.5V
- Low supply current (per amplifier) = 2.5mA
- High slew rate = 75V/µs
- · Unity-gain stable
- · Beyond the rails input capability
- · Rail-to-rail output swing
- ±110mA output short current
- Pb-free (RoHS compliant)

# **Applications**

- TFT-LCD panels
- V<sub>COM</sub> amplifiers
- · Drivers for A/D converters
- Data acquisition
- Video processing
- Audio processing
- · Active filters
- Test equipment
- · Battery-powered applications
- Portable equipment

#### **Pinout**



# **Absolute Maximum Ratings** $(T_A = +25^{\circ}C)$

# Supply Voltage between V\_S+ and V\_S- ... ... +18V Input Voltage ... ... V\_S- - 0.5V, V\_S +0.5V Maximum Continuous Output Current ... ... $\pm 65$ mA

#### **Thermal Information**

Storage Temperature	+150°C
Ambient Operating Temperature	to +85°C
Maximum Die Temperature	. +150°C
Power Dissipation See	e Curves
Pb-Free Reflow Profile see lii	nk below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 

## **Electrical Specifications**

 $V_S$ + = +5V,  $V_S$ - = -5V,  $R_L$  = 1k $\Omega$  to 0V,  $T_A$  = +25°C, Unless Otherwise Specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

PARAMETER	DESCRIPTION CONDITIONS MIN		TYP	MAX	UNIT	
INPUT CHARAC	CTERISTICS			,		σ.
Vos	Input Offset Voltage	V <sub>CM</sub> = 0V		3	15	mV
TCVOS	Average Offset Voltage Drift (Note 1)			7		μV/°C
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 0V		2	60	nA
R <sub>IN</sub>	Input Impedance			1		GΩ
C <sub>IN</sub>	Input Capacitance			2		pF
CMIR	Common-Mode Input Range		-5.5		+5.5	V
CMRR	Common-Mode Rejection Ratio	for V <sub>IN</sub> from -5.5V to 5.5V	50	70		dB
A <sub>VOL</sub>	Open-Loop Gain	-4.5V ≤ V <sub>OUT</sub> ≤ 4.5V	60	70		dB
OUTPUT CHAR	ACTERISTICS		<u> </u>	II.	Į.	II.
V <sub>OL</sub>	Output Swing Low	I <sub>L</sub> = -5mA		-4.9	-4.8	V
V <sub>OH</sub>	Output Swing High	I <sub>L</sub> = 5mA	4.8	4.9		V
I <sub>SC</sub>	Short-Circuit Current			±110		mA
lout	Output Current			±65		mA
POWER SUPPL	Y PERFORMANCE			1		•
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> is moved from ±2.25V to ±7.75V	60	80		dB
Is	Supply Current	No load		5	7.5	mA
DYNAMIC PERI	FORMANCE			1		•
SR	Slew Rate (Note 2)	$-4.0V \le V_{OUT} \le 4.0V$ , 20% to 80%		75		V/µs
ts	Settling to +0.1% (A <sub>V</sub> = +1)	$(A_V = +1)$ , $V_O = 2V$ step		80		ns
BW	-3dB Bandwidth			60		MHz
GBWP	Gain-Bandwidth Product			32		MHz
PM	Phase Margin			50		0
CS	Channel Separation	f = 5MHz		110		dB
d <sub>G</sub>	Differential Gain (Note 3)	$R_F = R_G = 1k\Omega$ and $V_{OUT} = 1.4V$		0.17		%
dР	Differential Phase (Note 3)	$R_F = R_G = 1k\Omega$ and $V_{OUT} = 1.4V$		0.24		0

# NOTES:

- 1. Measured over operating temperature range.
- 2. Slew rate is measured on rising and falling edges.

2

3. NTSC signal generator used.

 intersil
 FN6143.2

 July 23, 2009

# **Electrical Specifications**

 $V_S+=+5V$ ,  $V_{S^-}=0V$ ,  $R_L=1k\Omega$  to 2.5V,  $T_A=+25^{\circ}C$ , Unless Otherwise Specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
INPUT CHARAC	CTERISTICS		•	"		
Vos	Input Offset Voltage	V <sub>CM</sub> = 2.5V		3	15	mV
TCVOS	Average Offset Voltage Drift (Note 4)			7		μV/°C
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 2.5V		2	60	nA
R <sub>IN</sub>	Input Impedance			1		GΩ
C <sub>IN</sub>	Input Capacitance			2		pF
CMIR	Common-Mode Input Range		-0.5		+5.5	V
CMRR	Common-Mode Rejection Ratio	for V <sub>IN</sub> from -0.5V to 5.5V	45	66		dB
A <sub>VOL</sub>	Open-Loop Gain	$0.5V \le V_{OUT} \le 4.5V$	60	70		dB
OUTPUT CHAR	ACTERISTICS		•	•		
V <sub>OL</sub>	Output Swing Low	I <sub>L</sub> = -5mA		100	200	mV
V <sub>OH</sub>	Output Swing High	I <sub>L</sub> = 5mA	4.8	4.9		V
I <sub>SC</sub>	Short-Circuit Current			±110		mA
lout	Output Current			±65		mA
POWER SUPPL	Y PERFORMANCE			*		
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> is moved from 4.5V to 15.5V	60	80		dB
IS	Supply Current	No load		5	7.5	mA
DYNAMIC PERI	FORMANCE					
SR	Slew Rate (Note 5)	$1V \le V_{OUT} \le 4V$ , 20% to 80%		75		V/µs
t <sub>S</sub>	Settling to +0.1% (A <sub>V</sub> = +1)	$(A_V = +1)$ , $V_O = 2V$ step		80		ns
BW	-3dB Bandwidth			60		MHz
GBWP	Gain-Bandwidth Product			32		MHz
PM	Phase Margin			50		0
CS	Channel Separation	f = 5MHz		110		dB
$d_{G}$	Differential Gain (Note 6)	$R_F = R_G = 1k\Omega$ and $V_{OUT} = 1.4V$		0.17		%
d <sub>P</sub>	Differential Phase (Note 6)	$R_F = R_G = 1k\Omega$ and $V_{OUT} = 1.4V$		0.24		0

#### NOTES:

- 4. Measured over operating temperature range.
- 5. Slew rate is measured on rising and falling edges.
- 6. NTSC signal generator used.

# **Electrical Specifications**

 $V_S$ += +15V,  $V_S$ -= 0V,  $R_L$  = 1k $\Omega$  to 7.5V,  $T_A$  = +25°C, Unless Otherwise Specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

PARAMETER	DESCRIPTION CONDITION MIN		TYP	MAX	UNIT	
INPUT CHARACTERISTICS						
Vos	Input Offset Voltage	V <sub>CM</sub> = 7.5V		3	15	mV
TCV <sub>OS</sub>	Average Offset Voltage Drift (Note 7)			7		μV/°C
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 7.5V		2	60	nA
R <sub>IN</sub>	Input Impedance			1		GΩ

<u>intersil</u>

# **Electrical Specifications**

 $V_S$ + = +15V,  $V_S$ - = 0V,  $R_L$  = 1k $\Omega$  to 7.5V,  $T_A$  = +25°C, Unless Otherwise Specified. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. **(Continued)** 

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
C <sub>IN</sub>	Input Capacitance			2		pF
CMIR	Common-Mode Input Range		-0.5		+15.5	V
CMRR	Common-Mode Rejection Ratio	for V <sub>IN</sub> from -0.5V to 15.5V	53	72		dB
A <sub>VOL</sub>	Open-Loop Gain	$0.5V \le V_{OUT} \le 14.5V$	60	70		dB
OUTPUT CHAR	ACTERISTICS		*			!
V <sub>OL</sub>	Output Swing Low	I <sub>L</sub> = -5mA		100	200	mV
V <sub>OH</sub>	Output Swing High	I <sub>L</sub> = 5mA	14.8	14.9		V
I <sub>SC</sub>	Short-Circuit Current			±110		mA
l <sub>OUT</sub>	Output Current			±65		mA
POWER SUPPL	Y PERFORMANCE			•	•	
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> is moved from 4.5V to 15.5V	60	80		dB
I <sub>S</sub>	Supply Current	No load		5	7.5	mA
DYNAMIC PERI	FORMANCE			•	•	
SR	Slew Rate (Note 8)	1V ≤ V <sub>OUT</sub> ≤ 14V, 20% to 80%		75		V/µs
t <sub>S</sub>	Settling to $+0.1\%$ (A <sub>V</sub> = $+1$ )	$(A_V = +1), V_O = 2V \text{ step}$		80		ns
BW	-3dB Bandwidth			60		MHz
GBWP	Gain-Bandwidth Product			32		MHz
PM	Phase Margin			50		0
CS	Channel Separation	f = 5MHz		110		dB
d <sub>G</sub>	Differential Gain (Note 9)	$R_F = R_G = 1 k\Omega$ and $V_{OUT} = 1.4 V$		0.16		%
d <sub>P</sub>	Differential Phase (Note 9)	$R_F = R_G = 1k\Omega$ and $V_{OUT} = 1.4V$		0.22		0

#### NOTES:

- 7. Measured over operating temperature range.
- 8. Slew rate is measured on rising and falling edges.
- 9. NTSC signal generator used.

# **Typical Performance Curves**





FIGURE 1. INPUT OFFSET VOLTAGE DISTRIBUTION



INPUT OFFSET VOLTAGE DRIFT, TCV  $_{OS}$  ( $\mu$ V/°C) FIGURE 2. INPUT OFFSET VOLTAGE DRIFT




FIGURE 3. INPUT OFFSET VOLTAGE vs TEMPERATURE




FIGURE 4. INPUT BIAS CURRENT vs TEMPERATURE




FIGURE 5. OUTPUT HIGH VOLTAGE vs TEMPERATURE




FIGURE 6. OUTPUT LOW VOLTAGE vs TEMPERATURE




FIGURE 7. OPEN-LOOP GAIN vs TEMPERATURE




FIGURE 8. SLEW RATE vs TEMPERATURE




FIGURE 9. SUPPLY CURRENT PER AMPLIFIER vs SUPPLY VOLTAGE




FIGURE 10. SUPPLY CURRENT PER AMPLIFIER vs TEMPERATURE




FIGURE 11. DIFFERENTIAL GAIN




FIGURE 12. DIFFERENTIAL PHASE




FIGURE 13. HARMONIC DISTORTION vs V<sub>OP-P</sub>




FIGURE 14. OPEN LOOP GAIN AND PHASE





FIGURE 15. FREQUENCY RESPONSE FOR VARIOUS  $R_{\rm L}$ 






FIGURE 17. CLOSED LOOP OUTPUT IMPEDANCE




FIGURE 18. MAXIMUM OUTPUT SWING vs FREQUENCY




FIGURE 19. CMRR




FIGURE 20. PSRR




FIGURE 21. INPUT VOLTAGE NOISE SPECTRAL DENSITY




FIGURE 23. SMALL-SIGNAL OVERSHOOT VS LOAD CAPACITANCE




FIGURE 25. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 22. CHANNEL SEPARATION




FIGURE 24. SETTLING TIME vs STEP SIZE




FIGURE 26. SMALL SIGNAL TRANSIENT RESPONSE

# Pin Descriptions

PIN NUMBER	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT
1	VOUTA	Amplifier A output	V <sub>S+</sub> V <sub>S+</sub> V <sub>S-</sub> GND  CIRCUIT 1
2	VINA-	Amplifier A inverting input	V <sub>S+</sub> V <sub>S-</sub> CIRCUIT 2
3	VINA+	Amplifier A non-inverting input	(Reference Circuit 2)
4	VS-	Negative power supply	
5	VINB+	Amplifier B non-inverting input	(Reference Circuit 2)
6	VINB-	Amplifier B inverting input	(Reference Circuit 2)
7	VOUTB	Amplifier B output	(Reference Circuit 1)
8	VS+	Positive power supply	

# **Applications Information**

## **Product Description**

The EL5211A voltage feedback amplifier is fabricated using a high voltage CMOS process. It exhibits rail-to-rail input and output capability, is unity gain stable, and has low power consumption (2.5mA per amplifier). These features make the EL5211A ideal for a wide range of general-purpose applications. Connected in voltage follower mode and driving a load of  $1k\Omega$ , the EL5211A has a -3dB bandwidth of 60MHz while maintaining a 75V/µs slew rate.

#### Operating Voltage, Input, and Output

The EL5211A is specified with a single nominal supply voltage from 5V to 15V or a split supply with its total range from 5V to 15V. Correct operation is guaranteed for a supply range of 4.5V to 16.5V. Most EL5211A specifications are stable over both the full supply range and operating temperatures of -40°C to +85°C. Parameter variations with operating voltage and/or temperature are shown in the "Typical Performance Curves" on page 4.

The input common-mode voltage range of the EL5211A extends 500mV beyond the supply rails. The output swings of the EL5211A typically extend to within 100mV of positive and negative supply rails with load currents of 5mA. Decreasing load currents will extend the output voltage range even closer to the supply rails. Figure 27 shows the

input and output waveforms for the device in the unity-gain configuration. Operation is from  $\pm 5\text{V}$  supply with a  $1\text{k}\Omega$  load connected to GND. The input is a  $10\text{V}_{P-P}$  sinusoid. The output voltage is approximately  $9.8\text{V}_{P-P}$ .




FIGURE 27. OPERATION WITH RAIL-TO-RAIL INPUT AND OUTPUT

## **Short Circuit Current Limit**

The EL5211A will limit the short circuit current to ±110mA if the output is directly shorted to the positive or the negative supply. If an output is shorted indefinitely, the power dissipation could easily increase such that the device may be damaged. Maximum reliability is maintained if the output continuous current never exceeds ±65mA. This limit is set by the design of the internal metal interconnects.

intersil FN6143.2

July 23, 2009

#### **Output Phase Reversal**

The EL5211A is immune to phase reversal as long as the input voltage is limited from  $V_{S^-}$ -0.5V to  $V_{S^+}$ +0.5V. Figure 28 shows a photo of the output of the device with the input voltage driven beyond the supply rails. Although the device's output will not change phase, the input's overvoltage should be avoided. If an input voltage exceeds supply voltage by more than 0.6V, electrostatic protection diodes placed in the input stage of the device begin to conduct and overvoltage damage could occur.




FIGURE 28. OPERATION WITH BEYOND-THE-RAILS INPUT

# **Power Dissipation**

With the high-output drive capability of the EL5211A amplifier, it is possible to exceed the +150°C absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if load conditions need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to Equation 1:

$$P_{DMAX} = \frac{T_{JMAX} - T_{AMAX}}{\Theta_{JA}} \tag{EQ. 1}$$

#### where:

- T<sub>JMAX</sub> = Maximum junction temperature
- TAMAX = Maximum ambient temperature
- $\Theta_{JA}$  = Thermal resistance of the package
- P<sub>DMAX</sub> = Maximum power dissipation in the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the loads, or:

$$P_{DMAX} = \Sigma i[V_S \times I_{SMAX} + (V_S + -V_{OUT}i) \times I_{LOAD}i]$$
(EQ. 2)

when sourcing, and:

$$P_{DMAX} = \Sigma i[V_S \times I_{SMAX} + (V_{OUT}i - V_S^-) \times I_{LOAD}i]$$
 (EQ. 3)

when sinking,

#### where:

- i = 1 to 2 for dual and 1 to 4 for guad
- V<sub>S</sub> = Total supply voltage
- I<sub>SMAX</sub> = Maximum supply current per amplifier
- V<sub>OUT</sub>i = Maximum output voltage of the application
- I<sub>I OAD</sub>i = Load current

If we set the two  $P_{DMAX}$  equations equal to each other, we can solve for  $R_{LOAD}$ i to avoid device overheat. Figures 29 and 30 provide a convenient way to see if the device will overheat. The maximum safe power dissipation can be found graphically, based on the package type and the ambient temperature. By using the Equation 3, it is a simple matter to see if  $P_{DMAX}$  exceeds the device's power derating curves. To ensure proper operation, it is important to observe the recommended derating curves shown in Figures 29 and 30.




FIGURE 29. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE




FIGURE 30. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

#### **Unused Amplifiers**

It is recommended that any unused amplifiers be configured as a unity gain follower. The inverting input should be directly connected to the output and the non-inverting input tied to the ground plane.


# Power Supply Bypassing and Printed Circuit Board Layout


The EL5211A can provide gain at high frequency. As with any high-frequency device, good printed circuit board layout is necessary for optimum performance. Ground plane construction is highly recommended, lead lengths should be as short as possible and the power supply pins must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the  $V_{S^-}$  pin is connected to ground, a  $0.1\mu F$  ceramic capacitor should be placed from  $V_{S^+}$  to pin to  $V_{S^-}$  pin. A  $4.7\mu F$  tantalum capacitor should then be connected in parallel, placed in the region of the amplifier. One  $4.7\mu F$  capacitor may be used for multiple devices. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used.


FN6143.2
July 23, 2009

11


# HMSOP (Heat-Sink MSOP) Package Family








**BOTTOM VIEW** 





# **MDP0050**

HMSOP (HEAT-SINK MSOP) PACKAGE FAMILY

	MILLIMETERS			
SYMBOL	HMSOP8	HMSOP10	TOLERANCE	NOTES
Α	1.00	1.00	Max.	-
A1	0.075	0.075	+0.025/-0.050	-
A2	0.86	0.86	±0.09	-
b	0.30	0.20	+0.07/-0.08	-
С	0.15	0.15	±0.05	-
D	3.00	3.00	±0.10	1, 3
D1	1.85	1.85	Reference	-
E	4.90	4.90	±0.15	-
E1	3.00	3.00	±0.10	2, 3
E2	1.73	1.73	Reference	-
е	0.65	0.50	Basic	-
L	0.55	0.55	±0.15	-
L1	0.95	0.95	Basic	-
N	8	10	Reference	-

Rev. 1 2/07

#### NOTES:

- Plastic or metal protrusions of 0.15mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

12 **intersil**