

# TPA3112D1-Q1 25-W Filter-Free Mono Class-D Audio Power Amplifier With SpeakerGuard™

## 1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C2
- 25-W into an 8-Ω Load at < 0.1% THD+N From a 24-V Supply
- 20-W into an 4-Ω Load at 10% THD+N From a 12-V Supply
- 94% Efficient Class-D Operation into 8-Ω Load Eliminates Need for Heat Sinks
- Wide Supply Voltage Range Allows Operation from 8 to 26 V
- Filter-Free Operation
- SpeakerGuard Protection Circuitry Includes Adjustable Power Limiter Plus DC Protection
- Flow Through Pin Out Facilitates Easy Board Layout
- Robust Pin-to-Pin Short Circuit Protection and Thermal Protection with Auto-Recovery Option
- Excellent THD+N and Pop Free Performance
- Four Selectable, Fixed Gain Settings
- Differential Inputs

## 2 Applications

- Automotive Noise Generation for HEV/EV
- Automotive Emergency Call Systems (eCall)
- Automotive Infotainment Systems (i.e. Head Unit, Connectivity Gateway, Cluster, Telematics, Navigation)
- ADAS Noise Generation for Blind Spot Detection, Security and Alarm Systems
- Professional Audio Equipment (i.e. PA Speakers, Studio Headphones, Performance Amplifiers, Premium Microphones)
- Aerospace and Aviation Audio Systems

## 3 Description

The TPA3112D1-Q1 is a 25-W efficient, Class-D audio power amplifier for driving a bridge tied speaker. Advanced EMI Suppression Technology enables the use of inexpensive ferrite bead filters at the outputs while meeting EMC requirements. SpeakerGuard™ protection circuitry system includes an adjustable power limiter and a DC detection circuit. The adjustable power limiter allows the user to set a virtual voltage rail lower than the chip supply to limit the amount of current through the speaker. The DC detect circuit measures the frequency and amplitude of the PWM signal and shuts off the output stage if the input capacitors are damaged or shorts exist on the inputs.

The TPA3112D1-Q1 can drive a mono speaker as low as 4 Ω. The high efficiency of the device, > 90%, eliminates the need for an external heat sink when playing music.


The outputs are fully protected against shorts to GND, V<sub>CC</sub>, and output-to-output. The short-circuit protection and thermal protection includes an auto-recovery feature.

### Device Information<sup>(1)</sup>

| PART NUMBER  | PACKAGE     | BODY SIZE (NOM)   |
|--------------|-------------|-------------------|
| TPA3112D1-Q1 | HTSSOP (28) | 9.70 mm × 4.40 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Application Diagram



## Table of Contents

|                                                |           |                                                                  |           |
|------------------------------------------------|-----------|------------------------------------------------------------------|-----------|
| <b>1 Features</b> .....                        | <b>1</b>  | 7.3 Feature Description.....                                     | <b>11</b> |
| <b>2 Applications</b> .....                    | <b>1</b>  | 7.4 Device Functional Modes.....                                 | <b>12</b> |
| <b>3 Description</b> .....                     | <b>1</b>  | <b>8 Application and Implementation</b> .....                    | <b>15</b> |
| <b>4 Revision History</b> .....                | <b>2</b>  | 8.1 Application Information.....                                 | <b>15</b> |
| <b>5 Pin Configuration and Functions</b> ..... | <b>3</b>  | 8.2 Typical Application .....                                    | <b>15</b> |
| <b>6 Specifications</b> .....                  | <b>4</b>  | <b>9 Power Supply Recommendations</b> .....                      | <b>21</b> |
| 6.1 Absolute Maximum Ratings .....             | <b>4</b>  | <b>10 Layout</b> .....                                           | <b>22</b> |
| 6.2 ESD Ratings.....                           | <b>4</b>  | 10.1 Layout Guidelines .....                                     | <b>22</b> |
| 6.3 Recommended Operating Conditions.....      | <b>4</b>  | 10.2 Layout Example .....                                        | <b>23</b> |
| 6.4 Thermal Information .....                  | <b>5</b>  | <b>11 Device and Documentation Support</b> .....                 | <b>24</b> |
| 6.5 DC Characteristics .....                   | <b>5</b>  | 11.1 Device Support .....                                        | <b>24</b> |
| 6.6 DC Characteristics .....                   | <b>5</b>  | 11.2 Documentation Support .....                                 | <b>24</b> |
| 6.7 AC Characteristics .....                   | <b>6</b>  | 11.3 Community Resources.....                                    | <b>24</b> |
| 6.8 AC Characteristics .....                   | <b>6</b>  | 11.4 Trademarks .....                                            | <b>24</b> |
| 6.9 Typical Characteristics.....               | <b>7</b>  | 11.5 Electrostatic Discharge Caution.....                        | <b>24</b> |
| <b>7 Detailed Description</b> .....            | <b>10</b> | 11.6 Glossary .....                                              | <b>24</b> |
| 7.1 Overview .....                             | <b>10</b> | <b>12 Mechanical, Packaging, and Orderable Information</b> ..... | <b>24</b> |
| 7.2 Functional Block Diagram .....             | <b>11</b> |                                                                  |           |

## 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision A (December 2012) to Revision B                                                                                                                                                                                                                                                                                                                                                                                               | Page     |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| <ul style="list-style-type: none"> <li>Added <i>Pin Configuration and Functions</i> section, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i>, <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section .....</li> </ul> | <b>1</b> |

| Changes from Original (September 2012) to Revision A                                                                                                                                                                                                 | Page                 |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------|
| <ul style="list-style-type: none"> <li>Changed AEC-Q100-003 to per JESD22-A115 in Abs Max table. ....</li> <li>Changed condition statement for DC and AC characteristics sections from <math>T_A</math> from 25°C to –40°C to 125°C .....</li> </ul> | <b>4</b><br><b>5</b> |

## 5 Pin Configuration and Functions

**PWP Package**  
**28-Pin HTSSOP With PowerPAD™ IC**  
**Top View**



**Pin Functions**

| PIN |                           | TYPE | DESCRIPTION                                                                                                                                                                                                                                                                           |
|-----|---------------------------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NO. | NAME                      |      |                                                                                                                                                                                                                                                                                       |
| 1   | $\overline{\text{SD}}$    | I    | Shutdown logic input for audio amp (LOW = outputs Hi-Z, HIGH = outputs enabled). TTL logic levels with compliance to AVCC.                                                                                                                                                            |
| 2   | $\overline{\text{FAULT}}$ | O    | Open drain output used to display short circuit or DC detect fault status. Voltage compliant to AVCC. Short circuit faults can be set to auto-recovery by connecting FAULT pin to SD pin. Otherwise both the short circuit faults and DC detect faults must be reset by cycling PVCC. |
| 3   | GND                       | —    | Connect to local ground.                                                                                                                                                                                                                                                              |
| 4   | GND                       | —    | Connect to local ground.                                                                                                                                                                                                                                                              |
| 5   | GAIN0                     | I    | Gain select least significant bit. TTL logic levels with compliance to AVCC.                                                                                                                                                                                                          |
| 6   | GAIN1                     | I    | Gain select most significant bit. TTL logic levels with compliance to AVCC.                                                                                                                                                                                                           |
| 7   | AVCC                      | P    | Analog supply                                                                                                                                                                                                                                                                         |
| 8   | AGND                      | —    | Analog supply ground. Connect to the thermal pad.                                                                                                                                                                                                                                     |
| 9   | GVDD                      | O    | High-side FET gate drive supply. Nominal voltage is 7 V. May also be used as supply for PLIMIT divider. Add a 1-μF cap to ground at this pin.                                                                                                                                         |
| 10  | PLIMIT                    | I    | Power limit level adjust. Connect directly to GVDD pin for no power limiting. Add a 1-μF cap to ground at this pin.                                                                                                                                                                   |
| 11  | INN                       | I    | Negative audio input. Biased at 3 V.                                                                                                                                                                                                                                                  |
| 12  | INP                       | I    | Positive audio input. Biased at 3 V.                                                                                                                                                                                                                                                  |
| 13  | NC                        | —    | Not connected                                                                                                                                                                                                                                                                         |
| 14  | AVCC                      | P    | Connect AVCC supply to this pin.                                                                                                                                                                                                                                                      |
| 15  | PVCC                      | P    | Power supply for H-bridge. PVCC pins are also connected internally.                                                                                                                                                                                                                   |
| 16  | PVCC                      | P    | Power supply for H-bridge. PVCC pins are also connected internally.                                                                                                                                                                                                                   |
| 17  | BSP                       | I    | Bootstrap I/O for positive high-side FET.                                                                                                                                                                                                                                             |
| 18  | OUTP                      | O    | Class-D H-bridge positive output.                                                                                                                                                                                                                                                     |
| 19  | PGND                      | —    | Power ground for the H-bridges.                                                                                                                                                                                                                                                       |
| 20  | OUTP                      | O    | Class-D H-bridge positive output.                                                                                                                                                                                                                                                     |
| 21  | BSP                       | I    | Bootstrap I/O for positive high-side FET.                                                                                                                                                                                                                                             |
| 22  | BSN                       | I    | Bootstrap I/O for negative high-side FET.                                                                                                                                                                                                                                             |
| 23  | OUTN                      | O    | Class-D H-bridge negative output.                                                                                                                                                                                                                                                     |
| 24  | PGND                      | —    | Power ground for the H-bridges.                                                                                                                                                                                                                                                       |
| 25  | OUTN                      | O    | Class-D H-bridge negative output.                                                                                                                                                                                                                                                     |
| 26  | BSN                       | I    | Bootstrap I/O for negative high-side FET.                                                                                                                                                                                                                                             |
| 27  | PVCC                      | P    | Power supply for H-bridge. PVCC pins are also connected internally.                                                                                                                                                                                                                   |
| 28  | PVCC                      | P    | Power supply for H-bridge. PVCC pins are also connected internally.                                                                                                                                                                                                                   |

## TPA3112D1-Q1

SLOS793B –SEPTEMBER 2012–REVISED SEPTEMBER 2015

[www.ti.com](http://www.ti.com)

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                  |                                                     |                                                                                                 | MIN                                           | MAX                   | UNIT |
|------------------|-----------------------------------------------------|-------------------------------------------------------------------------------------------------|-----------------------------------------------|-----------------------|------|
| V <sub>CC</sub>  | Supply voltage                                      | AVCC, PVCC                                                                                      | −0.3                                          | 30                    | V    |
| V <sub>I</sub>   | Interface pin voltage                               | $\overline{\text{SD}}$ , $\overline{\text{FAULT}}$ , GAIN0, GAIN1, AVCC (Pin 14) <sup>(2)</sup> | −0.3                                          | V <sub>CC</sub> + 0.3 | V    |
|                  |                                                     | PLIMIT                                                                                          | −0.3                                          | GVDD + 0.3            | V    |
|                  |                                                     | INN, INP                                                                                        | −0.3                                          | 6.3                   | V    |
| R <sub>L</sub>   | Minimum Load Resistance                             | BTL                                                                                             |                                               | 3.2                   |      |
|                  | Continuous total power dissipation                  |                                                                                                 | See <a href="#">Thermal Information</a> Table |                       |      |
| T <sub>A</sub>   | Operating free-air temperature range                |                                                                                                 | −40                                           | 125                   | °C   |
| T <sub>J</sub>   | Operating junction temperature range <sup>(3)</sup> |                                                                                                 | −40                                           | 150                   | °C   |
| T <sub>stg</sub> | Storage temperature range                           |                                                                                                 | −65                                           | 150                   | °C   |

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operations of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The voltage slew rate of these pins must be restricted to no more than 10 V/ms. For higher slew rates, use a 100 kΩ resistor in series with the pins, per application note [SLUA626](#).
- (3) The TPA3112D1-Q1 incorporates an exposed thermal pad on the underside of the chip. This acts as a heatsink, and it must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in the device going into thermal protection shutdown. See TI Technical Briefs [SCBA017](#) and [SLUA271](#) for more information about using the QFN thermal pad. See TI Technical Brief [SLMA002](#) for more information about using the HTQFP thermal pad.

### 6.2 ESD Ratings

|                    |                         | VALUE                                                   | UNIT  |
|--------------------|-------------------------|---------------------------------------------------------|-------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> | ±4000 |
|                    |                         | Charged-device model (CDM), per AEC Q100-011            | ±250  |
|                    |                         | Machine model (MM) per JESD22-A115                      | ±200  |

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                 |                                |                                                                                       | MIN | MAX | UNIT |
|-----------------|--------------------------------|---------------------------------------------------------------------------------------|-----|-----|------|
| V <sub>CC</sub> | Supply voltage                 | PVCC, AVCC                                                                            | 8   | 26  | V    |
| V <sub>IH</sub> | High-level input voltage       | $\overline{\text{SD}}$ , GAIN0, GAIN1                                                 | 2   |     | V    |
| V <sub>IL</sub> | Low-level input voltage        | $\overline{\text{SD}}$ , GAIN0, GAIN1                                                 |     | 0.8 | V    |
| V <sub>OL</sub> | Low-level output voltage       | $\overline{\text{FAULT}}$ , R <sub>PULLUP</sub> = 100 kΩ, V <sub>CC</sub> = 26 V      |     | 0.8 | V    |
| I <sub>IH</sub> | High-level input current       | $\overline{\text{SD}}$ , GAIN0, GAIN1, V <sub>I</sub> = 2, V <sub>CC</sub> = 18 V     |     | 50  | μA   |
| I <sub>IL</sub> | Low-level input current        | $\overline{\text{SD}}$ , GAIN0, GAIN1, V <sub>I</sub> = 0.8 V, V <sub>CC</sub> = 18 V |     | 5   | μA   |
| T <sub>A</sub>  | Operating free-air temperature |                                                                                       | −40 | 125 | °C   |

## 6.4 Thermal Information

| THERMAL METRIC <sup>(1)(2)</sup> |                                              | TPA3112D1-Q1 | UNIT |
|----------------------------------|----------------------------------------------|--------------|------|
|                                  |                                              | PWP (HTSSOP) |      |
|                                  |                                              | 28 PINS      |      |
| $R_{\theta JA}$                  | Junction-to-ambient thermal resistance       | 30.3         | °C/W |
| $R_{\theta JC(top)}$             | Junction-to-case (top) thermal resistance    | 33.5         | °C/W |
| $R_{\theta JB}$                  | Junction-to-board thermal resistance         | 17.5         | °C/W |
| $\psi_{JT}$                      | Junction-to-top characterization parameter   | 0.9          | °C/W |
| $\psi_{JB}$                      | Junction-to-board characterization parameter | 7.2          | °C/W |
| $R_{\theta JC(bot)}$             | Junction-to-case (bottom) thermal resistance | 0.9          | °C/W |

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) For thermal estimates of this device based on PCB copper area, see the [TI PCB Thermal Calculator](#)

## 6.5 DC Characteristics

$T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{CC} = 24\text{ V}$ ,  $R_L = 8\ \Omega$  (unless otherwise noted)

| PARAMETER           |                                                         | TEST CONDITIONS                                   |               | MIN | TYP | MAX | UNIT |
|---------------------|---------------------------------------------------------|---------------------------------------------------|---------------|-----|-----|-----|------|
| V <sub>OS</sub>     | Class-D output offset voltage (measured differentially) | V <sub>I</sub> = 0 V, Gain = 36 dB                |               |     | 1.5 | 15  | mV   |
| I <sub>CC</sub>     | Quiescent supply current                                | $\overline{SD}$ = 2 V, no load, PVCC = 21 V       |               |     | 40  |     | mA   |
| I <sub>CC(SD)</sub> | Quiescent supply current in shutdown mode               | $\overline{SD}$ = 0.8 V, no load, PVCC = 21 V     |               |     | 400 |     | μA   |
| r <sub>DS(on)</sub> | Drain-source on-state resistance                        | I <sub>O</sub> = 500 mA,<br>T <sub>J</sub> = 25°C | High side     |     | 240 |     | mΩ   |
|                     |                                                         |                                                   | Low side      |     | 240 |     |      |
| G                   | Gain                                                    | GAIN1 = 0.8 V                                     | GAIN0 = 0.8 V | 19  | 20  | 21  | dB   |
|                     |                                                         |                                                   | GAIN0 = 2 V   | 25  | 26  | 27  |      |
|                     |                                                         | GAIN1 = 2 V                                       | GAIN0 = 0.8 V | 31  | 32  | 33  | dB   |
|                     |                                                         |                                                   | GAIN0 = 2 V   | 35  | 36  | 37  |      |
| t <sub>ON</sub>     | Turn-on time                                            | $\overline{SD}$ = 2 V                             |               |     | 10  |     | ms   |
| t <sub>OFF</sub>    | Turn-off time                                           | $\overline{SD}$ = 0.8 V                           |               |     | 2   |     | μs   |
| GVDD                | Gate Drive Supply                                       | I <sub>GVDD</sub> = 2 mA                          |               | 6.5 | 6.9 | 7.3 | V    |

## 6.6 DC Characteristics

$T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{CC} = 12\text{ V}$ ,  $R_L = 8\ \Omega$  (unless otherwise noted)

| PARAMETER           |                                                         | TEST CONDITIONS                                                |               | MIN  | TYP  | MAX  | UNIT |
|---------------------|---------------------------------------------------------|----------------------------------------------------------------|---------------|------|------|------|------|
| V <sub>OS</sub>     | Class-D output offset voltage (measured differentially) | V <sub>I</sub> = 0 V, Gain = 36 dB                             |               |      | 1.5  | 15   | mV   |
| I <sub>CC</sub>     | Quiescent supply current                                | $\overline{SD}$ = 2 V, no load, PVCC = 12 V                    |               |      | 20   |      | mA   |
| I <sub>CC(SD)</sub> | Quiescent supply current in shutdown mode               | $\overline{SD}$ = 0.8 V, no load, PVCC = 12 V                  |               |      | 200  |      | μA   |
| r <sub>DS(on)</sub> | Drain-source on-state resistance                        | I <sub>O</sub> = 500 mA,<br>T <sub>J</sub> = 25°C              | High side     |      | 240  |      | mΩ   |
|                     |                                                         |                                                                | Low side      |      | 240  |      |      |
| G                   | Gain                                                    | GAIN1 = 0.8 V                                                  | GAIN0 = 0.8 V | 19   | 20   | 21   | dB   |
|                     |                                                         |                                                                | GAIN0 = 2 V   | 25   | 26   | 27   |      |
|                     |                                                         | GAIN1 = 2 V                                                    | GAIN0 = 0.8 V | 31   | 32   | 33   | dB   |
|                     |                                                         |                                                                | GAIN0 = 2 V   | 35   | 36   | 37   |      |
| t <sub>ON</sub>     | Turn-on time                                            | $\overline{SD}$ = 2 V                                          |               |      | 10   |      | ms   |
| t <sub>OFF</sub>    | Turn-off time                                           | $\overline{SD}$ = 0.8 V                                        |               |      | 2    |      | μs   |
| GVDD                | Gate Drive Supply                                       | I <sub>GVDD</sub> = 2 mA                                       |               | 6.5  | 6.9  | 7.3  | V    |
| PLIMIT              | Output Voltage maximum under PLIMIT control             | V <sub>PLIMIT</sub> = 2.0 V; V <sub>I</sub> = 6-V differential |               | 6.75 | 7.90 | 8.75 | V    |

## TPA3112D1-Q1

SLOS793B –SEPTEMBER 2012–REVISED SEPTEMBER 2015

www.ti.com

### 6.7 AC Characteristics

$T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = 24\text{ V}$ ,  $R_L = 8\ \Omega$  (unless otherwise noted)

| PARAMETER |                                   | TEST CONDITIONS                                                                       | MIN | TYP     | MAX | UNIT               |
|-----------|-----------------------------------|---------------------------------------------------------------------------------------|-----|---------|-----|--------------------|
| $K_{SVR}$ | Power Supply ripple rejection     | 200 mV <sub>PP</sub> ripple from 20 Hz–1 kHz, Gain = 20 dB, inputs AC-coupled to AGND |     | –70     |     | dB                 |
| $P_O$     | Continuous output power           | THD+N $\leq 0.1\%$ , $f = 1\text{ kHz}$ , $V_{CC} = 24\text{ V}$                      |     | 25      |     | W                  |
| THD+N     | Total harmonic distortion + noise | $V_{CC} = 24\text{ V}$ , $f = 1\text{ kHz}$ , $P_O = 12\text{ W}$ (half-power)        |     | <0.05 % |     |                    |
| $V_n$     | Output integrated noise           | 20 Hz to 22 kHz, A-weighted filter, Gain = 20 dB                                      |     | 65      |     | $\mu\text{V}$      |
|           |                                   |                                                                                       |     | –80     |     | dBV                |
|           | Crosstalk                         | $V_O = 1\text{ V}_{\text{rms}}$ , Gain = 20 dB, $f = 1\text{ kHz}$                    |     | –70     |     | dB                 |
| SNR       | Signal-to-noise ratio             | Maximum output at THD+N < 1%, $f = 1\text{ kHz}$ , Gain = 20 dB, A-weighted           |     | 102     |     | dB                 |
| $f_{OSC}$ | Oscillator frequency              |                                                                                       | 250 | 310     | 350 | kHz                |
|           | Thermal trip point                |                                                                                       |     | 150     |     | $^{\circ}\text{C}$ |
|           | Thermal hysteresis                |                                                                                       |     | 15      |     | $^{\circ}\text{C}$ |


### 6.8 AC Characteristics

$T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = 12\text{ V}$ ,  $R_L = 8\ \Omega$  (unless otherwise noted)


| PARAMETER |                                   | TEST CONDITIONS                                                                       | MIN | TYP     | MAX | UNIT               |
|-----------|-----------------------------------|---------------------------------------------------------------------------------------|-----|---------|-----|--------------------|
| $K_{SVR}$ | Supply ripple rejection           | 200 mV <sub>PP</sub> ripple from 20 Hz–1 kHz, Gain = 20 dB, inputs AC-coupled to AGND |     | –70     |     | dB                 |
| $P_O$     | Continuous output power           | THD+N $\leq 10\%$ , $f = 1\text{ kHz}$ , $R_L = 8\ \Omega$                            |     | 10      |     | W                  |
| $P_O$     | Continuous output power           | THD+N $\leq 10\%$ , $f = 1\text{ kHz}$ , $R_L = 4\ \Omega$                            |     | 20      |     | W                  |
| THD+N     | Total harmonic distortion + noise | $R_L = 8\ \Omega$ , $f = 1\text{ kHz}$ , $P_O = 5\text{ W}$ (half-power)              |     | <0.06 % |     |                    |
| $V_n$     | Output integrated noise           | 20 Hz to 22 kHz, A-weighted filter, Gain = 20 dB                                      |     | 65      |     | $\mu\text{V}$      |
|           |                                   |                                                                                       |     | –80     |     | dBV                |
|           | Crosstalk                         | $P_O = 1\text{ W}$ , Gain = 20 dB, $f = 1\text{ kHz}$                                 |     | –70     |     | dB                 |
| SNR       | Signal-to-noise ratio             | Maximum output at THD+N < 1%, $f = 1\text{ kHz}$ , Gain = 20 dB, A-weighted           |     | 102     |     | dB                 |
| $f_{OSC}$ | Oscillator frequency              |                                                                                       | 250 | 310     | 350 | kHz                |
|           | Thermal trip point                |                                                                                       |     | 150     |     | $^{\circ}\text{C}$ |
|           | Thermal hysteresis                |                                                                                       |     | 15      |     | $^{\circ}\text{C}$ |

## 6.9 Typical Characteristics


All measurements taken at 1 kHz, unless otherwise noted. The TPA3112D2 EVM (which is available at [ti.com](http://ti.com)) made these measurements.




**Figure 1. Total Harmonic Distortion vs Frequency**




**Figure 2. Total Harmonic Distortion vs Frequency**



**Figure 3. Total Harmonic Distortion vs Frequency**




**Figure 4. Total Harmonic Distortion + Noise vs Output Power**



Note: Lighter colored lines represent thermally limited region.

**Figure 5. Total Harmonic Distortion + Noise vs Output Power**



**Figure 6. Total Harmonic Distortion + Noise vs Output Power**


# TPA3112D1-Q1

SLOS793B –SEPTEMBER 2012–REVISED SEPTEMBER 2015

www.ti.com


## Typical Characteristics (continued)

All measurements taken at 1 kHz, unless otherwise noted. The TPA3112D2 EVM (which is available at [ti.com](http://ti.com)) made these measurements.




Note: Lighter color represents thermally limited region.


**Figure 7. Maximum Output Power vs Plimit Voltage**



**Figure 8. Output Power vs Plimit Voltage**




**Figure 9. Gain/Phase vs Frequency**




Note: Lighter color represents thermally limited region.

**Figure 10. Efficiency vs Output Power**



Note: Lighter color represents thermally limited region.

**Figure 11. Efficiency vs Output Power**




Note: Lighter color represents thermally limited region.

**Figure 12. Supply Current vs Total Output Power**




## Typical Characteristics (continued)

All measurements taken at 1 kHz, unless otherwise noted. The TPA3112D2 EVM (which is available at [ti.com](http://ti.com)) made these measurements.



**Figure 13. Supply Current vs Total Output Power**



**Figure 14. Supply Ripple Rejection Ratio vs Frequency**


## 7 Detailed Description

### 7.1 Overview

The TPA3112D1-Q1 is AEC-Q100 qualified with a temperature grade 1 (-40°C to 125°C), HBM ESD classification level H2, and CDM ESD classification level C2. This automotive audio amplifier also features several protection mechanisms.

- DC Current Detection
  - The TPA3112D1-Q1 protects speakers from DC current by reporting a fault on the FAULT pin and turning the amplifier outputs to a Hi-Z state when a DC current is detected. The PVCC supply must be cycled to clear this fault.
- Short-Circuit Protection and Automatic Recovery
  - The TPA3112D1-Q1 has short circuit protection from the output pins to VCC, GND, or to each other. If a short circuit is detected, it will be reported on the FAULT pin and the amplifier outputs will be switched to a Hi-Z state. The fault can be cleared by cycling the SD pin.
- Thermal Protection
  - When the die temperature exceeds 150°C (±15°C) the device enters the shutdown state and the amplifier outputs are disabled. The TPA3112D1-Q1 recovers automatically when the temperature decreases by 15°C.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 DC Detect

The TPA3112D1-Q1 has circuitry that protects the speakers from DC current which might occur due to defective capacitors on the input or shorts on the printed circuit board at the inputs. A DC detect fault is reported on the **FAULT** pin as a low state. The DC detect fault also causes the amplifier to shut down by changing the state of the outputs to Hi-Z. To clear the DC detect it is necessary to cycle the PVCC supply. Cycling **SD** does NOT clear a DC detect fault.

A DC detect fault is issued when the output differential duty-cycle exceeds 14% (for example, 57%, –43%) for more than 420 ms at the same polarity. This feature protects the speaker from large DC currents or AC currents, less than 2 Hz. To avoid nuisance faults due to the DC detect circuit, hold the **SD** pin low at power-up until the signals at the inputs are stable. Also, take care to match the impedance seen at the positive and negative input to avoid nuisance DC detect faults.

## Feature Description (continued)

The minimum differential input voltages required to trigger the DC detect are shown in Table 1. The inputs must remain at or above the voltage listed in the table for more than 420 ms to trigger the DC detect.

**Table 1. DC Detect Threshold**

| AV (dB) | V <sub>IN</sub> (mV, Differential) |
|---------|------------------------------------|
| 20      | 112                                |
| 26      | 56                                 |
| 32      | 28                                 |
| 36      | 17                                 |

### 7.3.2 Short-Circuit Protection and Automatic Recovery Feature

TPA3112D2 has protection from overcurrent conditions caused by a short circuit on the output stage. The short circuit protection fault is reported on the  $\overline{\text{FAULT}}$  pin as a low state. The amplifier outputs are switched to a Hi-Z state when the short circuit protection latch is engaged. The latch can be cleared by cycling the  $\overline{\text{SD}}$  pin through the low state.

If automatic recovery from the short circuit protection latch is desired, connect the  $\overline{\text{FAULT}}$  pin directly to the  $\overline{\text{SD}}$  pin. This allows the  $\overline{\text{FAULT}}$  pin function to automatically drive the  $\overline{\text{SD}}$  pin low which clears the short circuit protection latch.

### 7.3.3 Thermal Protection

Thermal protection on the TPA3112D1-Q1 prevents damage to the device when the internal die temperature exceeds 150°C. There is a  $\pm 15^\circ\text{C}$  tolerance on this trip point from device to device. Once the die temperature exceeds the thermal set point, the device enters into the shutdown state and the outputs are disabled. This is not a latched fault. The thermal fault is cleared once the temperature of the die is reduced by 15°C. The device begins normal operation at this point with no external system interaction.

Thermal protection faults are NOT reported on the  $\overline{\text{FAULT}}$  terminal.

### 7.3.4 GVDD Supply

The GVDD supply is used to power the gates of the output full bridge transistors. It can also be used to supply the PLIMIT voltage divider circuit. Add a 1- $\mu\text{F}$  capacitor to ground at this pin.

## 7.4 Device Functional Modes

### 7.4.1 Gain Setting Through GAIN0 and GAIN1 Inputs

The gain of the TPA3112D1-Q1 is set to one of four options by the state of the GAIN0 and GAIN1 pins. Changing the gain setting also changes the input impedance of the TPA3112D1-Q1.

Refer to Table 2 for a list of the gain settings.

**Table 2. Gain Setting**


| GAIN1 | GAIN0 | AMPLIFIER GAIN (dB) | INPUT IMPEDANCE (k $\Omega$ ) |
|-------|-------|---------------------|-------------------------------|
|       |       | TYP                 | TYP                           |
| 0     | 0     | 20                  | 60                            |
| 0     | 1     | 26                  | 30                            |
| 1     | 0     | 32                  | 15                            |
| 1     | 1     | 36                  | 9                             |

## 7.4.2 $\overline{SD}$ Operation

The  $\overline{SD}$  pin can be used to enter the shutdown mode which mutes the amplifier and causes the TPA3112D1-Q1 to enter a low-current state. This mode can also be triggered to improve power-off pop performance.

## 7.4.3 PLIMIT

The PLIMIT pin limits the output peak-to-peak voltage based on the voltage supplied to the PLIMIT pin. The peak output voltage is limited to four times the voltage at the PLIMIT pin.



**Figure 15. Plimit Circuit Operation**

The PLIMIT circuit sets a limit on the output peak-to-peak voltage. The limiting is done by limiting the duty cycle to fixed maximum value. This limit can be thought of as a virtual voltage rail which is lower than the supply connected to PVCC. This virtual rail is four times the voltage at the PLIMIT pin. This output voltage can be used to calculate the maximum output power for a given maximum input voltage and speaker impedance.

$$P_{OUT} = \frac{\left( \left( \frac{R_L}{R_L + 2 \times R_S} \right) \times V_P \right)^2}{2 \times R_L} \quad \text{for unclipped power} \quad (1)$$

Where:

$R_S$  is the total series resistance including  $R_{DS(on)}$ , and any resistance in the output filter.

$R_L$  is the load resistance.

$V_P$  is the peak amplitude of the output possible within the supply rail.

$V_P = 4 \times \text{PLIMIT}$  voltage if  $\text{PLIMIT} < 4 \times V_P$

$P_{OUT}(10\% \text{THD}) = 1.25 \times P_{OUT}(\text{unclipped})$

**Table 3. PLIMIT Typical Operation**

| TEST CONDITIONS                                                             | PLIMIT VOLTAGE (V) | OUTPUT POWER (W) | OUTPUT VOLTAGE AMPLITUDE ( $V_{P-P}$ ) |
|-----------------------------------------------------------------------------|--------------------|------------------|----------------------------------------|
| PVCC = 24 V, $V_{IN} = 1$<br>$V_{RMS}$ ,<br>$R_L = 4 \Omega$ , Gain = 20 dB | 6.97               | 22.1             | 26.9                                   |
| PVCC = 24 V, $V_{IN} = 1$<br>$V_{RMS}$ ,<br>$R_L = 4 \Omega$ , Gain = 20 dB | 1.92               | 10               | 15                                     |
| PVCC = 24 V, $V_{IN} = 1$<br>$V_{RMS}$ ,<br>$R_L = 4 \Omega$ , Gain = 20 dB | 1.24               | 5                | 10                                     |
| PVCC = 12 V, $V_{IN} = 1$<br>$V_{RMS}$ ,<br>$R_L = 4 \Omega$ , Gain = 20 dB | 6.95               | 17.2             | 20.9                                   |
| PVCC = 12 V, $V_{IN} = 1$<br>$V_{RMS}$ ,<br>$R_L = 4 \Omega$ , Gain = 20 dB | 1.75               | 10               | 15.3                                   |
| PVCC = 12 V, $V_{IN} = 1$<br>$V_{RMS}$ ,<br>$R_L = 4 \Omega$ , Gain = 20 dB | 1.2                | 5                | 10.3                                   |

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPA3112D1-Q1 device is an automotive class-D audio amplifier. It accepts either a single ended or differential analog input, amplifies the signal, and drives up to 25-W across a bridge tied load, usually a speaker. Because an analog input is needed, this device is often paired with a codec or audio DAC if the audio source is digital.

The four digital input/output pins, GAIN0, GAIN1,  $\overline{\text{SD}}$ , and  $\overline{\text{FAULT}}$ , can be pulled up to PVCC. When connecting these terminals to PVCC, a 100 k $\Omega$ -resistor must be put in series to limit the slew rate. One of four gain settings is used depending on the configuration of GAIN0 and GAIN1. The  $\overline{\text{SD}}$  pin is used to put the device in shutdown or normal mode. The  $\overline{\text{FAULT}}$  pin is used to indicate if a DC detect or short circuit fault was detected. The next few sections explain design considerations and how to choose the external components.

### 8.2 Typical Application



(1) 100 k $\Omega$  resistor is needed if the PVCC slew rate is more than 10 V/ms.

Figure 16. Mono Class-D Amplifier With BTL Output

## Typical Application (continued)

### 8.2.1 Design Requirements

The typical requirements for designing the external components around the TPA3112D1-Q1 include efficiency and EMI/EMC performance. For most applications, only a ferrite bead is needed to filter unwanted emissions. The ripple current is low enough that an LC filter is typically not needed. As the output power increases, causing the ripple current to increase, an LC filter can be added to improve efficiency. An LC filter can also be added in cases where additional EMI suppression is needed.

In addition to discussing how to choose a ferrite bead and when to use an LC filter, the following sections also discuss the input filter and power supply decoupling. The input filter must be chosen with the input impedance of the amplifier in mind. The cut-off frequency should be chosen so that bass performance is not impacted. Power supply decoupling is important to ensure that noise from the power line does not impact the audio quality of the amplifier output.

### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Class-D Operation

This section focuses on the Class-D operation of the TPA3112D1-Q1.

#### 8.2.2.2 TPA3112D1-Q1 Modulation Scheme

The TPA3112D1-Q1 uses a modulation scheme that allows operation without the classic LC reconstruction filter when the amp is driving an inductive load. Each output is switching from 0 volts to the supply voltage. The OUTP and OUTN are in phase with each other with no input so that there is little or no current in the speaker. The duty cycle of OUTP is greater than 50% and OUTN is less than 50% for positive output voltages. The duty cycle of OUTP is less than 50% and OUTN is greater than 50% for negative output voltages. The voltage across the load sits at 0 V throughout most of the switching period, greatly reducing the switching current, which reduces any  $I^2R$  losses in the load.

Please see [Figure 20](#) for a plot of the output waveforms.

#### 8.2.2.3 Ferrite Bead Filter Considerations

Using the advanced emissions suppression technology in the TPA3112D1-Q1 amplifier, it is possible to design a high efficiency Class-D audio amplifier while minimizing interference to surrounding circuits. It is also possible to accomplish this with only a low-cost ferrite bead filter. In this case it is necessary to carefully select the ferrite bead used in the filter.

One important aspect of the ferrite bead selection is the type of material used in the ferrite bead. Not all ferrite material is alike, so it is important to select a material that is effective in the 10- to 100-MHz range which is key to the operation of the Class-D amplifier. Many of the specifications regulating consumer electronics have emissions limits as low as 30 MHz. It is important to use the ferrite bead filter to block radiation in the 30 MHz and above range from appearing on the speaker wires and the power supply lines which are good antennas for these signals. The impedance of the ferrite bead can be used along with a small capacitor with a value in the range of 1000 pF to reduce the frequency spectrum of the signal to an acceptable level. For best performance, the resonant frequency of the ferrite bead and capacitor filter should be less than 10 MHz.

Also, it is important that the ferrite bead is large enough to maintain its impedance at the peak currents expected for the amplifier. Some ferrite bead manufacturers specify the bead impedance at a variety of current levels. In this case it is possible to make sure the ferrite bead maintains an adequate amount of impedance at the peak current the amplifier will see. If these specifications are not available, it is also possible to estimate the bead current handling capability by measuring the resonant frequency of the filter output at very low power and at maximum power. A change of resonant frequency of less than fifty percent under this condition is desirable. Examples of ferrite beads which have been tested and work well with the TPA3112D2 include the 28L0138-80R-10 and HI1812V101R-10 from Steward and the 742792510 from Wurth Electronics.

A high quality ceramic capacitor is also needed for the ferrite bead filter. A low ESR capacitor with good temperature and voltage characteristics works best.



## Typical Application (continued)

Additional EMC improvements may be obtained by adding snubber networks from each of the Class-D outputs to ground. Suggested values for a simple RC series snubber network would be  $10\ \Omega$  in series with a 330-pF capacitor although design of the snubber network is specific to every application and must be designed taking into account the parasitic reactance of the printed circuit board as well as the audio amp. Take care to evaluate the stress on the component in the snubber network especially if the amp is running at high PVCC. Also, make sure the layout of the snubber network is tight and returns directly to the PGND or the PowerPAD™ integrated circuit package beneath the chip.

### 8.2.2.4 Efficiency: LC Filter Required With the Traditional Class-D Modulation Scheme

The main reason that the traditional Class-D amplifier needs an output filter is that the switching waveform results in maximum current flow. This causes more loss in the load, which causes lower efficiency. The ripple current is large for the traditional modulation scheme, because the ripple current is proportional to voltage multiplied by the time at that voltage. The differential voltage swing is  $2 \times V_{CC}$ , and the time at each voltage is half the period for the traditional modulation scheme. An ideal LC filter is needed to store the ripple current from each half cycle for the next half cycle, while any resistance causes power dissipation. The speaker is both resistive and reactive, whereas an LC filter is almost purely reactive.


The TPA3112D1-Q1 modulation scheme has little loss in the load without a filter because the pulses are short and the change in voltage is  $V_{CC}$  instead of  $2 \times V_{CC}$ . As the output power increases, the pulses widen, making the ripple current larger. Ripple current could be filtered with an LC filter for increased efficiency, but for most applications the filter is not needed.

An LC filter with a cutoff frequency less than the Class-D switching frequency allows the switching current to flow through the filter instead of the load. The filter has less resistance but higher impedance at the switching frequency than the speaker, which results in less power dissipation, therefore increasing efficiency.

### 8.2.2.5 When to Use an Output Filter for EMI Suppression


The TPA3112D1-Q1 has been tested with a simple ferrite bead filter for a variety of applications including long speaker wires up to 125 cm and high power. The TPA3112D1-Q1 EVM passes FCC Class B specifications under these conditions using twisted speaker wires. The size and type of ferrite bead can be selected to meet application requirements. Also, the filter capacitor can be increased if necessary with some impact on efficiency.

There may be a few circuit instances where it is necessary to add a complete LC reconstruction filter. These circumstances might occur if there are circuits near which are sensitive to noise. Therefore, a classic second order Butterworth filter similar to those shown in [Figure 17](#) through [Figure 19](#) can be used.




**Figure 17. Typical LC Output Filter, Cutoff Frequency Of 27 Khz, Speaker Impedance = 8  $\Omega$**

## Typical Application (continued)




**Figure 18. Typical LC Output Filter, Cutoff Frequency Of 27 KHz, Speaker Impedance = 4 Ω**



**Figure 19. Typical Ferrite Chip Bead Filter (Chip Bead Example: Steward Hi0805r800r-10)**

### 8.2.2.6 Input Resistance

Changing the gain setting can vary the input resistance of the amplifier from its smallest value, 9 kΩ ±20%, to the largest value, 60 kΩ ±20%. As a result, if a single capacitor is used in the input high-pass filter, the –3 dB or cutoff frequency may change when changing gain steps.




The –3-dB frequency can be calculated using [Equation 2](#). Use the Zi values given in [Table 2](#).

$$f = \frac{1}{2\pi Z_i C_i} \quad (2)$$

### 8.2.2.7 Input Capacitor, Ci

In the typical application, an input capacitor (Ci) is required to allow the amplifier to bias the input signal to the proper DC level for optimum operation. In this case, Ci and the input impedance of the amplifier (Zi) form a high-pass filter with the corner frequency determined in [Equation 3](#).

## Typical Application (continued)



The value of  $C_i$  is important, as it directly affects the bass (low-frequency) performance of the circuit. Consider the example where  $Z_i$  is 60 kΩ and the specification calls for a flat bass response down to 20 Hz. Equation 3 is reconfigured as Equation 4.

$$C_i = \frac{1}{2\pi Z_i f_c}$$

(4)

In this example,  $C_i$  is 0.13 μF; so, one would likely choose a value of 0.15 μF as this value is commonly used. If the gain is known and is constant, use  $Z_i$  from Table 2 to calculate  $C_i$ . A further consideration for this capacitor is the leakage path from the input source through the input network ( $C_i$ ) and the feedback network to the load. This leakage current creates a DC offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a low-leakage tantalum or ceramic capacitor is the best choice. If using a ceramic capacitor, choose a high quality capacitor with good temperature and voltage coefficient. An X7R type works well and if possible use a higher voltage rating than required. This gives a better C versus voltage characteristic. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the DC level there is held at 3 V, which is likely higher than the source DC level. Note that it is important to confirm the capacitor polarity in the application. Additionally, lead-free solder can create DC offset voltages and it is important to ensure that boards are cleaned properly.

### 8.2.2.8 BSN and BSP Capacitors

The full H-bridge output stage uses only NMOS transistors. Therefore, they require bootstrap capacitors for the high side of each output to turn on correctly. A 470-nF ceramic capacitor, rated for at least 16 V, must be connected from each output to its corresponding bootstrap input. Specifically, one 470-nF capacitor must be connected from OUTP to BSP, and one 470-nF capacitor must be connected from OUTN to BSN.

The bootstrap capacitors connected between the BSx pins and corresponding output function as a floating power supply for the high-side N-channel power MOSFET gate drive circuitry. During each high-side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs turned on.

### 8.2.2.9 Differential Inputs

The differential input stage of the amplifier cancels any noise that appears on both input lines of the channel. To use the TPA3112D1-Q1 with a differential source, connect the positive lead of the audio source to the INP input and the negative lead from the audio source to the INN input. To use the TPA3112D1-Q1 with a single-ended source, AC-ground the INP or INN input through a capacitor equal in value to the input capacitor on INN or INP and apply the audio source to either input. In a single-ended input application, the unused input should be AC-grounded at the audio source instead of at the device input for best noise performance. For good transient performance, the impedance seen at each of the two differential inputs should be the same.


The impedance seen at the inputs should be limited to an RC time constant of 1 ms or less if possible. This is to allow the input DC blocking capacitors to become completely charged during the 14 msec power-up time. If the input capacitors are not allowed to completely charge, there will be some additional sensitivity to component matching which can result in pop if the input components are not well matched.

## Typical Application (continued)

### 8.2.2.10 Using Low-ESR Capacitors

Low-ESR capacitors are recommended throughout this application section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.

### 8.2.3 Application Curves



**Figure 20. The TPA3112D1-Q1 Output Voltage and Current Waveforms into an Inductive Load**

## 9 Power Supply Recommendations

The TPA3112D1-Q1 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure that the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker.

Optimum decoupling is achieved by using a network of capacitors of different types that target specific types of noise on the power supply leads. For higher frequency transients due to parasitic circuit elements such as bond wire and copper trace inductances as well as lead frame capacitance, a good quality low equivalent-series-resistance (ESR) ceramic capacitor of value between 220 pF and 1000 pF works well. This capacitor should be placed as close to the device PVCC pins and system ground (either PGND pins or PowerPAD™ integrated circuit package) as possible.

For mid-frequency noise due to filter resonances or PWM switching transients as well as digital hash on the line, another good quality capacitor typically 0.1 mF to 1  $\mu$ F placed as close as possible to the device PVCC leads works best. For filtering lower frequency noise signals, a larger aluminum electrolytic capacitor of 220 mF or greater placed near the audio power amplifier is recommended. The 220-mF capacitor also serves as a local storage capacitor for supplying current during large signal transients on the amplifier outputs. The PVCC terminals provide the power to the output transistors, so a 220- $\mu$ F or larger capacitor should be placed on each PVCC terminal. A 10- $\mu$ F capacitor on the AVCC terminal is adequate. Also, a small decoupling resistor between AVCC and PVCC can be used to keep high frequency Class-D noise from entering the linear input amplifiers.

## 10 Layout


### 10.1 Layout Guidelines

The TPA3112D1-Q1 can be used with a small, inexpensive ferrite bead output filter for most applications. However, since the Class-D switching edges are very fast, it is necessary to take care when planning the layout of the printed circuit board. The following suggestions help to meet EMC requirements.

- **Decoupling capacitors**—The high-frequency decoupling capacitors should be placed as close to the PVCC and AVCC terminals as possible. Large (220- $\mu$ F or greater) bulk power supply decoupling capacitors should be placed near the TPA3112D1-Q1 on the PVCC supplies. Local, high-frequency bypass capacitors should be placed as close to the PVCC pins as possible. These caps can be connected to the thermal pad directly for an excellent ground connection. Consider adding a small, good quality low ESR ceramic capacitor between 220 pF and 1000 pF and a larger mid-frequency cap of value between 0.1 mF and 1 mF also of good quality to the PVCC connections at each end of the chip.
- **Keep the current loop** from each of the outputs through the ferrite bead and the small filter cap and back to PGND as small and tight as possible. The size of this current loop determines its effectiveness as an antenna.
- **Output filter**—The ferrite EMI filter should be placed as close to the output terminals as possible for the best EMI performance. The LC filter should be placed close to the outputs. The capacitors used in both the ferrite and LC filters should be grounded to power ground.
- **Thermal Pad**—The thermal pad must be soldered to the PCB for proper thermal performance and optimal reliability. The dimensions of the thermal pad and thermal land should be 6.46 mm by 2.35 mm. Seven rows of solid vias (three vias per row, 0.33 mm or 13 mils diameter) should be equally spaced underneath the thermal land. The vias should connect to a solid copper plane, either on an internal layer or on the bottom layer of the PCB. The vias must be solid vias, not thermal relief or webbed vias. See the TI Application Report [SLMA002](#) for more information about using the TSSOP thermal pad.

For an example layout, see the TPA3112D1-Q1 Evaluation Module User's Guide, [SLOU272](#). Both the EVM user's guide and the thermal pad application note are available on the TI website at <http://www.ti.com>.

## 10.2 Layout Example



**Figure 21. TPA3112D1-Q1 Layout Example for BTL Output**

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Development Support

[TI PCB Thermal Calculator](#)

### 11.2 Documentation Support

#### 11.2.1 Related Documentation

*Maximum Slew Rate on High-Voltage Pins for TPA3111D1*, [SLUA626](#)

*Quad Flatpack No-Lead Logic Packages*, [SCBA017](#)

*QFN/SON PCB Attachment*, [SLUA217](#)

*PowerPAD™ Thermally Enhanced Package*, [SLMA002](#)

*Semiconductor and IC Package Thermal Metrics*, [SPRA953](#)

*TPA3112D1EVM Audio Amplifier Evaluation Board*, [SLOU272](#)

### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 Trademarks

SpeakerGuard, PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)            | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| TPA3112D1QPWPRQ1 | ACTIVE        | HTSSOP       | PWP                | 28   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-3-260C-168 HR  | -40 to 125   | TPA3112Q1               | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPA3112D1-Q1 :**

- Catalog: [TPA3112D1](#)

**NOTE:** Qualified Version Definitions:


- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPA3112D1QPWPRQ1 | HTSSOP       | PWP             | 28   | 2000 | 330.0              | 16.4               | 6.9     | 10.2    | 1.8     | 12.0    | 16.0   | Q1            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device           | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPA3112D1QPWPRQ1 | HTSSOP       | PWP             | 28   | 2000 | 367.0       | 367.0      | 38.0        |

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.