- Low  $r_{DS(on)} \dots 1.3 \Omega$  Typical
- Avalanche Energy . . . 75 mJ
- **Eight Power DMOS Transistor Outputs of** 250-mA Continuous Current
- 1.5-A Pulsed Current Per Output
- **Output Clamp Voltage at 45 V**
- **Devices Are Cascadable**
- **Low Power Consumption**

### description

The TPIC6595 is a monolithic, high-voltage, highcurrent power 8-bit shift register designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other medium-current or high-voltage loads.


This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shift-register clock (SRCK) and the register clock (RCK) respectively. The storage register transfers data to the output buffer when shiftregister clear (SRCLR) is high. When SRCLR is low, the input shift register is cleared. When output enable  $(\overline{G})$  is held high, all data in the output buffers is held low and all drain outputs are off. When  $\overline{G}$  is held low, data from the storage register is transparent to the output buffers. The serial output (SER OUT) allows for cascading of the data from the shift register to additional devices.

Outputs are low-side, open-drain transistors with output ratings of 45 V and 250-mA


continuous sink current capability. When data in the output buffers is low, the DMOS-transistor outputs are off. When data is high, the DMOS-transistor outputs have sink current capability.

Separate power and logic level ground pins are provided to facilitate maximum system flexibility. Pins 1, 10, 11, and 20 are internally connected, and each pin must be externally connected to the power system ground in order to minimize parasitic inductance. A single-point connection between pin 19, logic ground (LGND), and pins 1, 10, 11, and 20, power grounds (PGND), must be externally made in a manner that reduces crosstalk between the logic and load circuits.

The TPIC6595 is characterized for operation over the operating case temperature range of  $-40^{\circ}$ C to 125°C.



### logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




1

### logic diagram (positive logic)





### schematic of inputs and outputs



# absolute maximum ratings over recommended operating case temperature range (unless otherwise noted) $^{\dagger}$

Logic supply voltage, V <sub>CC</sub> (see Note 1)	
Power DMOS drain-to-source voltage, V <sub>DS</sub> (see Note 2)	
Continuous source-drain diode anode current	
Pulsed source-drain diode anode current	
Pulsed drain current, each output, all outputs on, I <sub>Dn.</sub> T <sub>A</sub> = 25°C (see Note 3)	750 mA
Continuous drain current, each output, all outputs on, I <sub>Dn</sub> , T <sub>A</sub> = 25°C	
Peak drain current single output, I <sub>DM</sub> , T <sub>A</sub> = 25°C (see Note 3)	
Single-pulse avalanche energy, EAS (see Note 4)	
Avalanche current, I <sub>AS</sub> (see Note 4)	
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 150°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to LGND and PGND.

- 2. Each power DMOS source is internally connected to PGND.
- 3. Pulse duration  $\leq$  100  $\mu$ s, duty cycle  $\leq$  2 %
- 4. DRAIN supply voltage = 15 V, starting junction temperature ( $T_{JS}$ ) = 25°C, L = 100 mH,  $I_{AS}$  = 1 A (see Figure 4).

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 125°C POWER RATING		
DW	1125 mW	9.0 mW/°C	225 mW		
N	1150 mW	9.2 mW/°C	230 mW		



SLIS010B - APRIL 1992 - REVISED MAY 2005

### recommended operating conditions over recommended operating temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Logic supply voltage, V <sub>CC</sub>	4.5	5.5	V
High-level input voltage, VIH	0.85 V <sub>C</sub> C		V
Low-level input voltage, V <sub>IL</sub>		0.15 V <sub>CC</sub>	V
Pulsed drain output current, T <sub>C</sub> = 25°C, V <sub>CC</sub> = 5 V (see Notes 3 and 5)	-1.8	1.5	А
Setup time, SER IN high before SRCK↑, t <sub>SU</sub> (see Figure 2)	10		ns
Hold time, SER IN high after SRCK↑, t <sub>h</sub> (see Figure 2)	10		ns
Pulse duration, t <sub>W</sub> (see Figure 2)	20		ns
Operating case temperature, T <sub>C</sub>	-40	125	°C

## electrical characteristics, $V_{CC} = 5 \text{ V}$ , $T_{C} = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER		TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
V <sub>(BR)DSX</sub>	Drain-source breakdown voltage	$I_D = 1 \text{ mA}$			45			V
V <sub>SD</sub>	Source-drain diode forward voltage	I <sub>F</sub> = 250 mA,	See Note 3			0.85	1	V
.,	High-level output voltage,	$I_{OH} = -20 \text{ mA}$	, V <sub>CC</sub> = 4.5 V		4.4	4.49		V
VOH	SER OUT	$I_{OH} = -4 \text{ mA},$	V <sub>CC</sub> = 4.5 V		4.1	4.3		V
\/ - ·	Low-level output voltage, SER	$I_{OH} = 20 \text{ mA},$	$V_{CC} = 4.5 \text{ V}$			0.002	0.1	V
VOL	OUT	$I_{OH} = 4 \text{ mA},$	$V_{CC} = 4.5 \text{ V}$			0.2	0.4	V
V <sub>(hys)</sub>	Input hysteresis	V <sub>DS</sub> = 15 V				1.3		V
lн	High-level input current	$V_{CC} = 5.5 V$ ,	VI = VCC				1	μΑ
I <sub>I</sub> L	Low-level input current	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0				-1	μΑ
ICCL	Logic supply current	$I_{O} = 0$ ,	All inputs low			15	100	μΑ
ICC(FRQ)	Logic supply current frequency	fSRCK = 5 MH See Figures 1.	Iz, I <sub>O</sub> = 0, , 2, and 6	C <sub>L</sub> = 30 pF,		0.6	5	mA
I <sub>N</sub>	Nominal current	$V_{DS(on)} = 0.5$ $I_{N} = I_{D},$	V, T <sub>C</sub> = 85°C	See Notes 5, 6, and 7		250		mA
	Off state during summer	V <sub>DS</sub> = 40 V				0.05	1	
IDSX	Off-state drain current	$V_{DS} = 40 \text{ V},$	T <sub>C</sub> = 125°C			0.15	5	μА
		$I_D = 250 \text{ mA},$	V <sub>CC</sub> = 4.5 V			1.3	2	
r <sub>DS(on)</sub>	Static drain-source on-state resistance	I <sub>D</sub> = 250 mA, V <sub>CC</sub> = 4.5 V	$T_{C} = 125^{\circ}C,$	See Notes 5 and 6 and Figures 9 and 10		2	3.2	Ω
		$I_D = 500 \text{ mA},$	V <sub>CC</sub> = 4.5 V			1.3	2	

# switching characteristics, $V_{CC}$ = 5 V, $T_{C}$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
tPLH	Propagation delay time, low-to-high-level output from $\overline{G}$			650		ns	
tPHL	Propagation delay time, high-to-low-level output from $\overline{G}$	$C_L = 30 \text{ pF}, \qquad I_D = 250 \text{ mA},$		150		ns	
t <sub>r</sub>	Rise time, drain output	See Figures 1 and 2		750		ns	
tf	Fall time, drain output			425		ns	
ta	Reverse-recovery-current rise time	$I_F = 250 \text{ mA}, \qquad \text{di/dt} = 20 \text{ A/}\mu\text{s},$		100			
t <sub>rr</sub>	Reverse-recovery time	See Notes 5 and 6 and Figure 3		300		ns	

NOTES: 3. Pulse duration  $\leq$  100  $\mu$ s, duty cycle  $\leq$  2%

- 5. Technique should limit  $T_J T_C$  to 10°C maximum.
- 6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.
- 7. Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at T<sub>C</sub> = 85°C.



### thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT	
_	The word recisted as it wasting to each inst	DW package	All Continues with a such a such		111	0000
$R_{ heta JA}$ Thermal resistance, junction-to-ambient	N package	All 8 outputs with equal power		108	°C/W	




Figure 1. Resistive Load Operation





Figure 2. Test Circuit, Switching Times, and Voltage Waveforms

NOTES: A. Outputs DRAIN 1, 2, 5, and 6 low (PGND), all other DRAIN outputs are at 24 V. The word generator has the following characteristics:  $t_{\Gamma} \le 10$  ns,  $t_{W} = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_{O} = 50 \Omega$ .

B. C<sub>I</sub> includes probe and jig capacitance.




### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The VGG amplitude and RG are adjusted for di/dt = 20 A/ $\mu$ s. A VGG double-pulse train is used to set IF = 0.25 A, where  $t_1$  = 10  $\mu$ s,  $t_2$  = 7  $\mu$ s, and  $t_3$  = 3  $\mu$ s.
  - B. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.

Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-Drain Diode




- NOTES: A. The word generator has the following characteristics:  $t_{\Gamma} \le 10$  ns,  $t_{f} \le 10$  ns,  $Z_{O} = 50 \ \Omega$ .
  - B. Input pulse duration,  $t_W$ , is increased until peak current  $I_{AS} = 1$  A. Energy test level is defined as  $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{av}/2 = 75$  mJ, where  $t_{av}$  = avalanche time.


Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms




**SUPPLY CURRENT** 

### **TYPICAL CHARACTERISTICS**





# **MAXIMUM CONTINUOUS** DRAIN CURRENT OF EACH OUTPUT NUMBER OF OUTPUTS CONDUCTING








Figure 8

N - Number of Outputs Conducting Simultaneously

### **TYPICAL CHARACTERISTICS**





NOTE A: Technique should limit  $T_J - T_C$  to 10°C maximum.



Figure 11

SLIS010B - APRIL 1992 - REVISED MAY 2005

### **Revision History**

DATE	REV	PAGE	SECTION	DESCRIPTION		
5/18/05	В	5	Figure 1	Changed SRCLR timing diagram		
10/1/96	Α		_	_		
4/1992	*			Original reversion		

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### PACKAGE OPTION ADDENDUM

www.ti.com 28-May-2009

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPIC6595DW	ACTIVE	SOIC	DW	20	25	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPIC6595DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPIC6595DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPIC6595DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPIC6595N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# DW (R-PDSO-G20)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



# N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated