

Dual Matched Amplifiers with Digitally Programmable Gain in MSOP

FEATURES

- 3-Bit Digital Gain Control: (Inverting Gains of 0, 1, 2, 5, 10, 20, 50 and 100V/V) -1 Option (Inverting Gains of 0, 1, 2, 4, 8, 16, 32 and 64V/V) -2 Option
- Two Matched Programmable Gain Amplifiers
- Channel-to-Channel Gain Matching of 0.1dB (Max)
- Rail-to-Rail Input Range
- Rail-to-Rail Output Swing
- Single or Dual Supply: 2.7V to 10.5V Total
- 11MHz Gain Bandwidth Product
- Input Noise: 10nV/√Hz
- Total System Dynamic Range to 120dB
- Input Offset Voltage: 2mV, Gain of 10
- Low Profile 10-Lead MSOP Package

DESCRIPTION

The LTC®6911 is a family of low noise digitally programmable gain amplifiers (PGAs) that are easy to use and occupy very little PC board space. The matched gain of both channels is adjustable using a 3-bit parallel interface to select voltage gains of 0, 1, 2, 5, 10, 20, 50 and 100V/V (LTC6911-1) and 0, 1, 2, 4, 8, 16, 32 and 64V/V (LTC6911-2). All gains are inverting.


The LTC6911 family consists of two matched inverting amplifiers with rail-to-rail outputs. When operated with unity gain, they will also process rail-to-rail input signals. A half-supply reference generated internally at the AGND pin supports single power supply applications. Operating from single or split supplies from 2.7V to 10.5V, the LTC6911 family is offered in a 10-lead MSOP package.


17, LTC and LT are registered trademarks of Linear Technology Corporation.


APPLICATIONS

- Data Acquisition Systems
- Dynamic Gain Changing
- Automatic Ranging Circuits
- Automatic Gain Control

TYPICAL APPLICATION








ABSOLUTE MAXIMUM RATINGS

(Note 1)

(Note 1)
Total Supply Voltage (V ⁺ to V ⁻) 11V
Input Current ±10mA
Operating Temperature Range (Note 2)
LTC6911C-1/LTC6911C-240°C to 85°C
LTC6911I-1/LTC6911I-240°C to 85°C
LTC6911H-1/LTC6911H-240°C to 125°C
Specified Temperature Range (Note 3)
LTC6911C-1/LTC6911C-240°C to 85°C
LTC6911I-1/LTC6911I-240°C to 85°C
LTC6911H-1/LTC6911H-240°C to 125°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C

PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

GAIN SETTINGS AND PROPERTIES

Table 1 (LTC6911-1)

	_			IINAL	MAXIMUM LINEAR INPUT RANGE (V _{P-P})			MAXIMUM LINEAR INPUT RANGE (V _{P-P}			NOMINAL Input
G2	GITAL INPU	rs Go	VOLTA Volts/Volt	GE GAIN (dB)	Dual 5V Supply	Single 5V Supply	Single 3V Supply	IMPEDANCE (kΩ)			
0	0	0	0	-120	10	5	3	(Open)			
0	0	1	-1	0	10	5	3	10			
0	1	0	-2	6	5	2.5	1.5	5			
0	1	1	-5	14	2	1	0.6	2			
1	0	0	-10	20	1	0.5	0.3	1			
1	0	1	-20	26	0.5	0.25	0.15	1			
1	1	0	-50	34	0.2	0.1	0.06	1			
1	1	1	-100	40	0.1	0.05	0.03	1			

Table 2 (LTC6911-2)

n	IGITAL INPU	TS	_	IINAL Ge gain		LINEAR INPUT RA	NOMINAL INPUT	
G2	G1	GO	Volts/Volt	(dB)	Dual 5V Supply	Single 5V Supply	Single 3V Supply	IMPEDANCE (kΩ)
0	0	0	0	-120	10	5	3	(Open)
0	0	1	-1	0	10	5	3	10
0	1	0	-2	6	5	2.5	1.5	5
0	1	1	-4	12	2.5	1.25	0.75	2.5
1	0	0	-8	18.1	1.25	0.625	0.375	1.25
1	0	1	-16	24.1	0.625	0.3125	0.188	1.25
1	1	0	-32	30.1	0.3125	0.156	0.094	1.25
1	1	1	-64	36.1	0.156	0.078	0.047	1.25



			C/I	GRAD	ES	Н	GRAD	E	
PARAMETER	CONDITIONS			TYP	MAX	MIN	TYP	MAX	UNITS
LTC6911-1/LTC6911-2									
Total Supply Voltage (V _S)		•	2.7		10.5	2.7		10.5	V
Supply Current per Channel	V _S = 5V, V _{INA} = V _{INB} = V _{AGND}	•		2.1 2.5 3.1 3.1	3.15 3.75 4.65 4.65		2.1 2.5 3.1 3.1	3.25 4.00 5.00 5.00	mA mA mA mA
Output Voltage Swing LOW (Note 4)	V_S = 2.7V, R_L = 10k Tied to Mid Supply V_S = 2.7V, R_L = 500 Ω Tied to Mid Supply	•		12 60	30 110		12 60	35 125	mV mV
	V_S = 5V, R_L = 10k Tied to Mid Supply V_S = 5V, R_L = 500 Ω Tied to Mid Supply	•		20 100	40 170		20 100	45 190	mV mV
	1 1 5 1 5 5 5 5 5 5 5 1 1 1 1 1 1 1 1 1	•		30 190	50 260		30 190	60 290	mV mV
Output Voltage Swing HIGH (Note 4)	V_S = 2.7V, R_L = 10k Tied to Mid Supply V_S = 2.7V, R_L = 500 Ω Tied to Mid Supply	•		10 50	20 80		10 50	25 90	mV mV
	$V_S = 5V$, $R_L = 500\Omega$ Tied to Mid Supply	•		10 90	30 160		10 90	35 175	mV mV
	$V_S = \pm 5V$, $R_L = 10k$ Tied to 0V $V_S = \pm 5V$, $R_L = 500\Omega$ Tied to 0V	•		20 180	40 250		20 180	45 270	mV mV
Output Short-Circuit Current (Note 5)	$V_S = 2.7V$ $V_S = \pm 5V$	•		±27 ±35			±27 ±35		mA mA
AGND Open-Circuit Voltage	V _S = 5V	•	2.45	2.5	2.55	2.45	2.5	2.55	V
AGND (Common Mode) Input Voltage Range	$V_S = 2.7V$ $V_S = 5V$ $V_S = \pm 5V$	•	0.55 0.75 -4.30		1.60 3.65 3.20	0.55 0.75 -4.30		1.60 3.65 3.20	V V V
AGND Rejection (i.e., Common Mode Rejection or CMRR)	$V_S = 2.7V$, $V_{AGND} = 1.1V$ to 1.6V $V_S = \pm 5V$, $V_{AGND} = -2.5V$ to 2.5V	•	55 55	80 75		50 50	80 75		dB dB
Power Supply Rejection Ratio (PSRR)	$V_S = 2.7V \text{ to } \pm 5V$	•	60	80		57	80		dB
Slew Rate	$V_S = 5V$, $V_{OUTA} = V_{OUTB} = 1.1V$ to 3.9V $V_S = \pm 5V$, $V_{OUTA} = V_{OUTB} = \pm 1.4V$			12 16			12 16		V/µs V/µs
Signal Attenuation at Gain = 0 Setting	Gain = 0 (Digital Inputs 000), f = 20kHz	•		-120			-120		dB
Digital Input "High" Voltage	$V_S = 2.7V$ $V_S = 5V$ $V_S = \pm 5V$	•	2.43 4.50 4.50			2.43 4.50 4.50			V V V
Digital Input "Low" Voltage	$V_S = 2.7V$ $V_S = 5V$ $V_S = \pm 5V$	•			0.27 0.50 0.50			0.27 0.50 0.50	V V V
Digital Input "High" Current	V _S = 2.7V, Pins 4, 5, 6 = 2.43V V _S = 5V, Pins 4, 5, 6 = 4.5V V _S = ±5V, Pins 4, 5, 6 = 4.5V	•		1 5 10			1 5 10		μΑ μΑ μΑ
Digital Input "Low" Current	V _S = 2.7V, Pins 4, 5, 6 = 0.27V V _S = 5V, Pins 4, 5, 6 = 0.5V V _S = ±5V, Pins 4, 5, 6 = 0.5V	•		1 5 10			1 5 10		μΑ μΑ μΑ

			C/I G	RAD	ES	Н	I GRAD	E	
PARAMETER	CONDITIONS		MIN 7	ГҮР	MAX	MIN	TYP	MAX	UNITS
LTC6911-1 Only									
Voltage Gain (Note 6)	$V_S = 2.7V$, Gain = 1, $R_L = 10k$	•	-0.07	0	0.07	-0.08	0	0.07	dB
	$V_S = 2.7V$, Gain = 1, $R_L = 500\Omega$	•	-0.11 -			_	-0.02		dB
	$V_S = 2.7V$, Gain = 2, R _L = 10k	•	5.94 6		6.08	5.93	6.01	6.08	dE
	$V_S = 2.7V$, Gain = 5, $R_L = 10k$	•	13.85 1				13.95		dB
	$V_S = 2.7V$, Gain = 10, $R_L = 10k$ $V_S = 2.7V$, Gain = 10, $R_L = 500\Omega$	•	19.7 1 19.6 1				19.93 19.85		dB dB
	$V_S = 2.7V$, Gain = 20, $R_L = 10k$	•	25.75 2	5.94	26.1	25.65	25.94	26.1	dE
	$V_S = 2.7V$, Gain = 50, $R_L = 10k$	•	33.5	33.8	34.1	33.4	33.8	34.1	dE
	$V_S = 2.7V$, Gain = 100, $R_L = 10k$ $V_S = 2.7V$, Gain = 100, $R_L = 500\Omega$	•	39.0 3 37.4 3	39.6 38.9	40.1 40.1	38.8 36.5	39.6 38.9	40.1 40.1	dE dE
	$V_S = 5V$, Gain = 1, $R_L = 10k$ $V_S = 5V$, Gain = 1, $R_L = 500\Omega$	•	-0.08 0 -0.11 -		0.08 0.07	-0.09 -0.13	0.01 -0.01	0.08 0.07	dE dE
	V _S = 5V, Gain = 2, R _L = 10k	•	5.95	5.02	6.09	5.94	6.02	6.09	dE
	V _S = 5V, Gain = 5, R _L = 10k	•	13.8 1	3.96	14.1	13.78	13.96	14.1	dB
	$V_S = 5V$, Gain = 10, $R_L = 10k$ $V_S = 5V$, Gain = 10, $R_L = 500\Omega$	•	19.8 1 19.6 1				19.94 19.87		dB dB
	$V_S = 5V$, Gain = 20, R _L = 10k	•	25.8 2	5.94	26.1	_	25.94		dB
	$V_S = 5V$, Gain = 50, R _L = 10k	•	33.5 3	3.84	34.1	33.4	33.84	34.1	dB
	$V_S = 5V$, Gain = 100, $R_L = 10k$ $V_S = 5V$, Gain = 100, $R_L = 500\Omega$	•		39.7 39.2	40.1 40.1	39.1 37.0	39.7 39.2	40.1 40.1	dB dB
	$V_S = \pm 5V$, Gain = 1, $R_L = 10k$ $V_S = \pm 5V$, Gain = 1, $R_L = 500\Omega$	•	-0.06 C		0.08	-0.07 -0.11	0.01	0.08	dB dB
	$V_S = \pm 5V$, Gain = 2, R _L = 10k	•	5.95	5.02	6.09	5.94	6.02	6.09	dB
	$V_S = \pm 5V$, Gain = 5, R _L = 10k	•	13.8 1	3.96	14.1	13.79	13.96	14.1	dB
	$V_S = \pm 5V$, Gain = 10, $R_L = 10k$ $V_S = \pm 5V$, Gain = 10, $R_L = 500\Omega$	•	19.8 1 19.7 1				19.94 19.91		dB dB
	$V_S = \pm 5V$, Gain = 20, R _L = 10k	•	25.8 2	5.95	26.1	25.75	25.95	26.1	dE
	$V_S = \pm 5V$, Gain = 50, R _L = 10k	•	33.7 3	3.87	34.1	33.60	33.87	34.1	dB
	$V_S = \pm 5V$, Gain = 100, $R_L = 10k$ $V_S = \pm 5V$, Gain = 100, $R_L = 500\Omega$	•	39.4 3 38.8 3	39.8 39.5	40.2 40.1	39.25 38.00	39.8 39.5	40.2 40.1	dB dB
Channel-to-Channel Voltage Gain Match	$V_S = 2.7V$, Gain = 1, $R_L = 10k$ $V_S = 2.7V$, Gain = 1, $R_L = 500\Omega$	•	-0.1 0 -0.1 0	0.02	0.1 0.1	-0.1 -0.1	0.02 0.02	0.1 0.1	dE dE
	V _S = 2.7V, Gain = 2, R _L = 10k	•	-0.1	0.02	0.1	-0.1	0.02	0.1	dE
	$V_S = 2.7V$, Gain = 5, $R_L = 10k$	•	-0.15	0.02	0.15	-0.15	0.02	0.15	dE
	$V_S = 2.7V$, Gain = 10, $R_L = 10k$ $V_S = 2.7V$, Gain = 10, $R_L = 500\Omega$	•	-0.15 C		0.15 0.15	-0.15 -0.15		0.15 0.15	dE dE
	$V_S = 2.7V$, Gain = 20, $R_L = 10k$	•	-0.15 0		0.15	-0.15		0.15	dE
	$V_S = 2.7V$, Gain = 50, $R_L = 10k$	•	-0.15 C		0.15	-0.15		0.15	dE
	$V_S = 2.7V$, Gain = 100, $R_L = 10k$ $V_S = 2.7V$, Gain = 100, $R_L = 500\Omega$	•	-0.20 C		0.20 1.00	-0.20 -1.50	0.02	0.20 1.50	dB dB

LINEAR TECHNOLOGY

		0	/I GRA	DES	Н	GRAD	E	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
LTC6911-1 Only								
Channel-to-Channel Voltage Gain Match	$V_S = 5V$, Gain = 1, $R_L = 10k$ $V_S = 5V$, Gain = 1, $R_L = 500\Omega$	-0.1 -0.1			-0.1 -0.1	0.02 0.02	0.1 0.1	dB dB
	V _S = 5V, Gain = 2, R _L = 10k ■	-0.1	0.02	0.1	-0.1	0.02	0.1	dB
	V _S = 5V, Gain = 5, R _L = 10k	-0.1	5 0.02	0.15	-0.15	0.02	0.15	dB
	$V_S = 5V$, Gain = 10, $R_L = 10k$ $V_S = 5V$, Gain = 10, $R_L = 500\Omega$		5 0.02 5 0.02		-0.15 -0.15		0.15 0.15	dB dB
	V _S = 5V, Gain = 20, R _L = 10k	-0.1	5 0.02	0.15	-0.15	0.02	0.15	dB
	V _S = 5V, Gain = 50, R _L = 10k	-0.1	5 0.02	0.15	-0.15	0.02	0.15	dB
	$V_S = 5V$, Gain = 100, $R_L = 10k$ $V_S = 5V$, Gain = 100, $R_L = 500\Omega$	-0.2 -0.8	0.02 0.02		-0.2 -1.2	0.02 0.02	0.2 1.2	dB dB
	$V_S = \pm 5V$, Gain = 1, $R_L = 10k$ $V_S = \pm 5V$, Gain = 1, $R_L = 500\Omega$	-0.1 -0.1			-0.1 -0.1	0.02 0.02	0.1 0.1	dB dB
	$V_S = \pm 5V$, Gain = 2, $R_L = 10k$	-0.1	0.02	0.1	-0.1	0.02	0.1	dB
	$V_S = \pm 5V$, Gain = 5, $R_L = 10k$	-0.1	5 0.02	0.15	-0.15	0.02	0.15	dB
	$V_S = \pm 5V$, Gain = 10, R _L = 10k $V_S = \pm 5V$, Gain = 10, R _L = 500Ω		5 0.02 5 0.02		-0.15 -0.15		0.15 0.15	dB dB
	$V_S = \pm 5V$, Gain = 20, $R_L = 10k$	-0.1	5 0.02	0.15	-0.15	0.02	0.15	dB
	$V_S = \pm 5V$, Gain = 50, R _L = 10k	-0.1	5 0.02	0.15	-0.15	0.02	0.15	dB
	$V_S = \pm 5V$, Gain = 100, R _L = 10k $V_S = \pm 5V$, Gain = 100, R _L = 500 Ω	-0.2 -0.6	0.02 0.02		-0.2 -0.9	0.02 0.02	0.2 0.9	dB dB
Gain Temperature Coefficient	$V_S = 5V$, $Gain = 1$, $R_L = Open$ $V_S = 5V$, $Gain = 2$, $R_L = Open$ $V_S = 5V$, $Gain = 5$, $R_L = Open$ $V_S = 5V$, $Gain = 10$, $R_L = Open$ $V_S = 5V$, $Gain = 20$, $R_L = Open$ $V_S = 5V$, $Gain = 50$, $R_L = Open$ $V_S = 5V$, $Gain = 100$, $R_L = Open$		2 -1.5 -11 -30 -38 -70 -140			2 -1.5 -11 -30 -38 -70 -140		ppm/°C ppm/°C ppm/°C ppm/°C ppm/°C ppm/°C ppm/°C
Channel-to-Channel Gain Temperature Coefficient Match	$V_S = 5V$, $Gain = 1$, $R_L = Open$ $V_S = 5V$, $Gain = 2$, $R_L = Open$ $V_S = 5V$, $Gain = 5$, $R_L = Open$ $V_S = 5V$, $Gain = 10$, $R_L = Open$ $V_S = 5V$, $Gain = 20$, $R_L = Open$ $V_S = 5V$, $Gain = 50$, $R_L = Open$ $V_S = 5V$, $Gain = 100$, $R_L = Open$		1.0 1.0 0.2 1.0 0.4 3.0 3.0			1.0 1.0 0.2 1.0 0.4 3.0 3.0		ppm/°C ppm/°C ppm/°C ppm/°C ppm/°C ppm/°C
Channel-to-Channel Isolation (Note 7)	$ f = 200kHz \\ V_S = 5V, Gain = 1, R_L = 10k \\ V_S = 5V, Gain = 10, R_L = 10k \\ V_S = 5V, Gain = 100, R_L = 10k $		108 107 93			108 107 93		dB dB dB
Offset Voltage Magnitude Referred to INA or INB Pins (Note 8)	Gain = 1 Gain = 10		2.0 1.1	22 12		2.0 1.1	22 14	mV mV
Offset Voltage Magnitude Drift Referred to INA or INB Pins (Note 8)	Gain = 1 Gain = 10		12 6.6			20 11		μV/°C μV/°C

PARAMETER	CONDITIONS		C/I GRADES MIN TYP MAX	H GRADE Min typ max	UNITS
LTC6911-1 Only					
DC Input Resistance at INA or INB Pins (Note 9)	DC V _{INA} or V _{INB} = 0V Gain = 0 Gain = 1 Gain = 2 Gain = 5 Gain > 5	•	>100 10 5 2 1	>100 10 5 2 1	MΩ kΩ kΩ kΩ
DC Input Resistance Match R _{INA} – R _{INB}	Gain = 1 Gain = 2 Gain = 5 Gain > 5	•	10 5 2 1	10 5 2 1	Ω Ω Ω
DC Small-Signal Output Resistance at OUTA or OUTB Pins	DC V _{INA} or V _{INB} = 0V Gain = 0 Gain = 1 Gain = 2 Gain = 5 Gain = 10 Gain = 20 Gain = 50 Gain = 100		0.4 0.7 1.0 1.9 3.4 6.4 15	0.4 0.7 1.0 1.9 3.4 6.4 15	Ω Ω Ω Ω Ω Ω
Gain-Bandwidth Product	Gain = 100, f _{IN} = 200kHz	•	7 11 18	6 11 18	MHz
Wideband Noise (Referred to Input)	f = 1kHz to 200kHz Gain = 0 (Output Noise Only) Gain = 1 Gain = 2 Gain = 5 Gain = 10 Gain = 20 Gain = 50 Gain = 100		7.5 12.3 8.5 6.1 5.2 5.0 4.5 3.8	7.5 12.3 8.5 6.1 5.2 5.0 4.5 3.8	μV _{RMS} μV _{RMS} μV _{RMS} μV _{RMS} μV _{RMS} μV _{RMS} μV _{RMS}
Voltage Noise Density (Referred to Input)	f = 50kHz Gain = 1 Gain = 2 Gain = 5 Gain = 10 Gain = 20 Gain = 50 Gain = 100		28 19 14 12 11.5 10.8 9.9	28 19 14 12 11.5 10.8 9.9	nV/√Hz nV/√Hz nV/√Hz nV/√Hz nV/√Hz nV/√Hz
Total Harmonic Distortion	Gain = 10, f _{IN} = 10kHz, V _{OUT} = 1V _{RMS}		-90 0.003	-90 0.003	dB %
	Gain = 10, f _{IN} = 100kHz, V _{OUT} = 1V _{RMS}		-82 0.008	-82 0.008	dB %

PARAMETER	CONDITIONS		C/I GRADES Min typ max	H GRADE Min typ max	UNITS
LTC6911-2 Only					<u> </u>
Voltage Gain (Note 6)	$V_S = 2.7V$, Gain = 1, $R_L = 10k$ $V_S = 2.7V$, Gain = 1, $R_L = 500\Omega$	•	-0.07 0 0.07 -0.11 -0.02 0.07	-0.08 0 0.07 -0.13 -0.02 0.07	dB dB
	$V_S = 2.7V$, Gain = 2, $R_L = 10k$	•	5.94 6.01 6.08	5.93 6.01 6.08	dB
	$V_S = 2.7V$, Gain = 4, $R_L = 10k$	•	11.9 12.02 12.12	11.88 12.02 12.12	dB
	$V_S = 2.7V$, Gain = 8, $R_L = 10k$ $V_S = 2.7V$, Gain = 8, $R_L = 500\Omega$	•	17.80 18.00 18.15 17.65 17.94 18.15	17.75 18.00 18.15 17.55 17.94 18.15	dB dB
	$V_S = 2.7V$, Gain = 16, $R_L = 10k$	•	23.8 24.01 24.25	23.75 24.01 24.25	dB
	$V_S = 2.7V$, Gain = 32, $R_L = 10k$	•	29.7 30 30.2	29.65 30 30.2	dB
	$\begin{split} V_S &= 2.7V, \text{Gain} = 64, R_L = 10k \\ V_S &= 2.7V, \text{Gain} = 64, R_L = 500\Omega \end{split}$	•	35.3 35.8 36.2 34.2 35.3 36.2	35.15 35.8 36.2 33.65 35.3 36.2	dB dB
	$V_S = 5V$, Gain = 1, $R_L = 10k$ $V_S = 5V$, Gain = 1, $R_L = 500\Omega$	•	-0.08 0.00 0.08 -0.10 -0.01 0.08	-0.09 0.00 0.08 -0.12 -0.01 0.08	dB dB
	$V_S = 5V$, Gain = 2, $R_L = 10k$	•	5.96 6.02 6.1	5.95 6.02 6.1	dB
	$V_S = 5V$, Gain = 4, $R_L = 10k$	•	11.85 12.02 12.15	11.83 12.02 12.15	dB
	$V_S = 5V$, Gain = 8, $R_L = 10k$ $V_S = 5V$, Gain = 8, $R_L = 500\Omega$	•	17.85 18.01 18.15 17.65 17.96 18.15	17.83 18.01 18.15 17.50 17.96 18.15	dB dB
	$V_S = 5V$, Gain = 16, $R_L = 10k$	•	23.85 24.02 24.15	23.80 24.02 24.15	dB
	$V_S = 5V$, Gain = 32, $R_L = 10k$	•	29.70 30.02 30.2	29.65 30.02 30.2	dB
	$V_S = 5V$, Gain = 64, $R_L = 10k$ $V_S = 5V$, Gain = 64, $R_L = 500\Omega$	•	35.5 35.9 36.3 34.7 35.6 36.1	35.40 35.9 36.3 34.20 35.6 36.1	dB dB
	$V_S = \pm 5V$, Gain = 1, $R_L = 10k$ $V_S = \pm 5V$, Gain = 1, $R_L = 500\Omega$	•	-0.06 0.01 0.08 -0.10 0.00 0.08	-0.07 0.01 0.08 -0.11 0.00 0.08	dB dB
	$V_S = \pm 5V$, Gain = 2, $R_L = 10k$	•	5.96 6.02 6.1	5.95 6.02 6.1	dB
	$V_S = \pm 5V$, Gain = 4, $R_L = 10k$	•	11.9 12.03 12.15	11.88 12.03 12.15	dB
	$V_S = \pm 5V$, Gain = 8, $R_L = 10k$ $V_S = \pm 5V$, Gain = 8, $R_L = 500\Omega$	•	17.85 18.02 18.15 17.80 17.99 18.15	17.83 18.02 18.15 17.73 17.99 18.15	dB dB
	$V_S = \pm 5V$, Gain = 16, $R_L = 10k$	•	23.85 24.03 24.15	23.82 24.03 24.15	dB
	$V_S = \pm 5V$, Gain = 32, $R_L = 10k$	•	29.85 30 30.2	29.8 30 30.2	dB
	$V_S = \pm 5V$, Gain = 64, $R_L = 10k$ $V_S = \pm 5V$, Gain = 64, $R_L = 500\Omega$	•	35.65 36.0 36.20 35.20 35.8 36.20	35.55 36.0 36.20 34.80 35.8 36.20	dB dB
Channel-to-Channel Voltage Gain Match	$V_S = 2.7V$, Gain = 1, $R_L = 10k$ $V_S = 2.7V$, Gain = 1, $R_L = 500\Omega$	•	-0.1 0.02 0.1 -0.1 0.02 0.1	-0.1 0.02 0.1 -0.1 0.02 0.1	dB dB
	$V_S = 2.7V$, Gain = 2, $R_L = 10k$	•	-0.1 0.02 0.1	-0.1 0.02 0.1	dB
	$V_S = 2.7V$, Gain = 4, $R_L = 10k$	•	-0.15 0.02 0.15	-0.15 0.02 0.15	dB
	$V_S = 2.7V$, Gain = 8, $R_L = 10k$ $V_S = 2.7V$, Gain = 8, $R_L = 500\Omega$	•	-0.15 0.02 0.15 -0.15 0.02 0.15	-0.15 0.02 0.15 -0.15 0.02 0.15	dB dB
	V _S = 2.7V, Gain = 16, R _L = 10k	•	-0.15 0.02 0.15	-0.15 0.02 0.15	dB
	V _S = 2.7V, Gain = 32, R _L = 10k	•	-0.15 0.02 0.15	-0.15 0.02 0.15	dB
	$\begin{split} V_S &= 2.7V, \text{Gain} = 64, R_L = 10k \\ V_S &= 2.7V, \text{Gain} = 64, R_L = 500\Omega \end{split}$	•	-0.2 0.02 0.2 -0.7 0.02 0.7	-0.2 0.02 0.2 -1.0 0.02 1.0	dB dB



			1	GRAD		1	GRAD		
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
LTC6911-2 Only									
	$V_S = 5V$, Gain = 1, $R_L = 10k$ $V_S = 5V$, Gain = 1, $R_L = 500\Omega$	•	-0.1 -0.1	0.02 0.02	0.1 0.1	-0.1 -0.1	0.02 0.02	0.1 0.1	dB dB
	V _S = 5V, Gain = 2, R _L = 10k	•	-0.1	0.02	0.1	-0.1	0.02	0.1	dB
	V _S = 5V, Gain = 4, R _L = 10k	•	-0.15	0.02	0.15	-0.15	0.02	0.15	dB
	$V_S = 5V$, Gain = 8, $R_L = 10k$ $V_S = 5V$, Gain = 8, $R_L = 500\Omega$	•	-0.15 -0.15		0.15 0.15	-0.15 -0.15		0.15 0.15	dB dB
	V _S = 5V, Gain = 16, R _L = 10k	•	-0.15	0.02	0.15	-0.15	0.02	0.15	dB
	V _S = 5V, Gain = 32, R _L = 10k	•	-0.15	0.02	0.15	-0.15	0.02	0.15	dB
	$V_S = 5V$, Gain = 64, R _L = 10k $V_S = 5V$, Gain = 64, R _L = 500 Ω	•	-0.15 -0.60		0.15 0.60	-0.15 -0.80	0.02 0.02	0.15 0.80	dB dB
	$V_S = \pm 5V$, Gain = 1, $R_L = 10k$ $V_S = \pm 5V$, Gain = 1, $R_L = 500\Omega$	•	-0.1 -0.1	0.02 0.02	0.1 0.1	-0.1 -0.1	0.02 0.02	0.1 0.1	dB dB
	$V_S = \pm 5V$, Gain = 2, R _L = 10k	•	-0.1	0.02	0.1	-0.1	0.02	0.1	dB
	$V_S = \pm 5V$, Gain = 4, $R_L = 10k$	•	-0.15	0.02	0.15	-0.15	0.02	0.15	dB
	$V_S = \pm 5V$, Gain = 8, $R_L = 10k$ $V_S = \pm 5V$, Gain = 8, $R_L = 500\Omega$	•	-0.15 -0.15		0.15 0.15	-0.15 -0.15	0.02 0.02	0.15 0.15	dB dB
	$V_S = \pm 5V$, Gain = 16, $R_L = 10k$	•	-0.15	0.02	0.15	-0.15	0.02	0.15	dB
	$V_S = \pm 5V$, Gain = 32, $R_L = 10k$	•	-0.15	0.02	0.15	-0.15	0.02	0.15	dB
	$V_S = \pm 5V$, Gain = 64, R _L = 10k $V_S = \pm 5V$, Gain = 64, R _L = 500 Ω	•	-0.15 -0.40		0.15 0.40	-0.15 -0.60	0.02 0.02	0.15 0.60	dB dB
Gain Temperature Coefficient	$V_S = 5V$, $Gain = 1$, $R_L = Open$ $V_S = 5V$, $Gain = 2$, $R_L = Open$ $V_S = 5V$, $Gain = 4$, $R_L = Open$ $V_S = 5V$, $Gain = 8$, $R_L = Open$ $V_S = 5V$, $Gain = 16$, $R_L = Open$ $V_S = 5V$, $Gain = 32$, $R_L = Open$ $V_S = 5V$, $Gain = 64$, $R_L = Open$			2 -1 -7 -21 -28 -40 -115			2 -1 -7 -21 -28 -40 -115		ppm/°C ppm/°C ppm/°C ppm/°C ppm/°C ppm/°C
Channel-to-Channel Gain Temperature Coefficient Match	$V_S = 5V$, Gain = 1, $R_L = 0$ pen $V_S = 5V$, Gain = 2, $R_L = 0$ pen $V_S = 5V$, Gain = 4, $R_L = 0$ pen $V_S = 5V$, Gain = 8, $R_L = 0$ pen $V_S = 5V$, Gain = 16, $R_L = 0$ pen $V_S = 5V$, Gain = 32, $R_L = 0$ pen $V_S = 5V$, Gain = 64, $R_L = 0$ pen			0 -0.5 0.5 0.5 1.0 4.0 4.0			0 -0.5 0.5 0.5 1.0 4.0 4.0		ppm/°C ppm/°C ppm/°C ppm/°C ppm/°C ppm/°C
Channel-to-Channel Isolation (Note 7)	$ f = 200kHz \\ V_S = 5V, Gain = 1, R_L = 10k \\ V_S = 5V, Gain = 8, R_L = 10k \\ V_S = 5V, Gain = 64, R_L = 10k $			110 110 93			110 110 93		dB dB dB
Offset Voltage Magnitude Referred to INA or INB Pins (Note 8)	Gain = 1 Gain = 8	•		2.0 1.1	22 12		2.0 1.1	22 14	mV mV
Offset Voltage Magnitude Drift Referred to INA or INB Pins (Note 8)	Gain = 1 Gain = 8			12 6.8			20 11		μV/°C μV/°C
DC Input Resistance at INA or INB Pins (Note 9)	DC V _{INA} or V _{INB} = 0V Gain = 0 Gain = 1 Gain = 2 Gain = 4 Gain > 4	•		>100 10 5 2.5 1.25			>100 10 5 2.5 1.25		MΩ kΩ kΩ kΩ



			C/I GRADES	H GRAI	DE	
PARAMETER	CONDITIONS		MIN TYP MAX	MIN TYP	MAX	UNITS
LTC6911-2 Only				•		
DC Input Resistance Match R _{INA} – R _{INB}	Gain = 1 Gain = 2 Gain = 4 Gain > 4	•	10 5 2 1	10 5 2 1		Ω Ω Ω
DC Small-Signal Output Resistance at OUTA or OUTB Pins	DC V _{INA} or V _{INB} = 0V Gain = 0 Gain = 1 Gain = 2 Gain = 4 Gain = 8 Gain = 16 Gain = 32 Gain = 64		0.4 0.7 1.0 1.9 3.4 6.4 15	0.4 0.7 1.0 1.9 3.4 6.4 15		Ω
Wideband Noise (Referred to Input)	f = 1kHz to 200kHz Gain = 0 (Output Noise Only) Gain = 1 Gain = 2 Gain = 4 Gain = 8 Gain = 16 Gain = 32 Gain = 64		7.4 12.4 8.5 6.5 5.5 5.2 4.9 4.3	7.4 12.4 8.5 6.5 5.5 5.2 4.9 4.3		μV _{RMS} μV _{RMS} μV _{RMS} μV _{RMS} μV _{RMS} μV _{RMS} μV _{RMS} μV _{RMS}
Voltage Noise Density (Referred to Input)	f = 50kHz Gain = 1 Gain = 2 Gain = 4 Gain = 8 Gain = 16 Gain = 32 Gain = 64		28.0 19.0 14.8 12.7 11.8 11.5	28.0 19.0 14.8 12.7 11.8 11.5		nV/√Hz nV/√Hz nV/√Hz nV/√Hz nV/√Hz nV/√Hz nV/√Hz
Total Harmonic Distortion	Gain = 8, f _{IN} = 10kHz, V _{OUT} = 1V _{RMS}		-90 0.003	-90 0.003	}	dB %
	Gain = 8, f _{IN} = 100kHz, V _{OUT} = 1V _{RMS}		-82 0.008	-82 0.008	}	dB %
Gain-Bandwidth Product	Gain = 64, f _{IN} = 200kHz	•	6 11 17	6 11	17	MHz

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: The LTC6911C and LTC6911I are guaranteed functional over the operating temperature range of -40° C to 85°C. The LTC6911H is guaranteed functional over the operating temperature range of -40° C to 125°C.

Note 3: The LTC6911C is guaranteed to meet specified performance from 0° C to 70° C. The LTC6911C is designed, characterized and expected to meet specified performance from -40° C to 85° C but is not tested or QA sampled at these temperatures. LTC6911I is guaranteed to meet specified performance from -40° C to 85° C. The LTC6911H is guaranteed to meet specified performance from -40° C to 125° C.

Note 4: Output voltage swings are measured as differences between the output and the respective supply rail.

Note 5: Extended operation with output shorted may cause junction temperature to exceed the 150°C limit and is not recommended.

Note 6: Gain is measured with a DC large-signal test using an output excursion between approximately 30% and 70% of the total supply voltage.

Note 7: Channel-to-channel isolation is measured by applying a 200kHz input signal to one channel so that its output varies $1V_{RMS}$ and measuring the output voltage RMS of the other channel relative to AGND with its input tied to AGND. Isolation is calculated:

$$Isolation_A = 20 \bullet log_{10} \frac{V_{OUTB}}{V_{OUTA}}, \ Isolation_B = 20 \bullet log_{10} \frac{V_{OUTA}}{V_{OUTB}}$$


Note 8: Offset voltage referred to the INA or INB input is (1 + 1/G) times the offset voltage of the internal op amp, where G is the nominal gain magnitude. See Applications Information.

Note 9: Input resistance can vary by approximately ±30% part-to-part at a given gain setting (input resistance match remains as specified).




TYPICAL PERFORMANCE CHARACTERISTICS (LTC6911-1)


LTC6911-1 Gain Shift vs Temperature




LTC6911-1 Frequency Response




LTC6911-1 –3dB Bandwidth vs Gain Setting




LTC6911-1 Channel Isolation vs Frequency




LTC6911-1 Power Supply Rejection vs Frequency




LTC6911-1 Noise Density vs Frequency




LTC6911-1 Distortion vs Frequency with Light Loading ($R_L = 10k$)



LTC6911-1 Distortion vs Frequency with Heavy Loading ($R_L = 500\Omega$)




LTC6911-1 THD + Noise vs Input Voltage






TYPICAL PERFORMANCE CHARACTERISTICS (LTC6911-2)


LTC6911-2 Gain Shift vs Temperature




LTC6911-2 Frequency Response




LTC6911-2 -3dB Bandwidth vs Gain Setting




LTC6911-2 Channel Isolation vs Frequency




LTC6911-2 Power Supply Rejection vs Frequency




LTC6911-2 Noise Density vs Frequency




LTC6911-2 Distortion vs Frequency with Light Loading ($R_L = 10k$)



LTC6911-2 Distortion vs Frequency with Heavy Loading ($R_1 = 500\Omega$)



LTC6911-2 THD + Noise vs Input Voltage



PIN FUNCTIONS

INA (Pin 1): Analog Input. The input signal to the A channel amplifier of the LTC6911-X is the voltage difference between the INA and AGND pin. The INA pin connects internally to a digitally controlled resistance whose other end is a current summing point at the same potential as the AGND pin (Figure 1). At unity gain (digital input 001), the value of this input resistance is approximately $10k\Omega$ and the INA pin voltage range is rail-to-rail (V^+ to V^-). At gain settings above unity, the input resistance falls. The linear input range at INA also falls inversely proportional to the programmed gain. Tables 1 and 2 summarize this behavior. The higher gains are designed to boost lower level signals with good noise performance. In the "zero" gain state (digital input 000), analog switches disconnect the INA pin internally and this pin presents a very high input resistance. The input may vary from rail to rail in the "zero" gain setting, but the output is insensitive to it and is forced to the AGND potential.

Circuitry driving the INA pin must consider the LTC6911-X's input resistance, its lot-to-lot variance, and the variation of this resistance from gain setting to gain setting. Signal sources with significant output resistance may introduce a gain error as the source's output resistance and the LTC6911-X's input resistance form a voltage divider. This is especially true at higher gain settings where the input resistance is the lowest.

In single supply voltage applications, it is important to remember that the LTC6911-X's DC ground reference for both input and output is AGND, not V^- . With increasing gains, the LTC6911-X's input voltage range for an unclipped output is no longer rail-to-rail but diminishes inversely to gain, centered about the AGND potential.




Figure 1. Block Diagram

LINEAD TECHNOLOGY

PIN FUNCTIONS

AGND (Pin 2): Analog Ground. The AGND pin is at the midpoint of an internal resistive voltage divider, developing a potential halfway between the V⁺ and V⁻ pins, with an equivalent series resistance to the pin of nominally $5k\Omega$ (Figure 1). AGND is also the noninverting input to both the internal channel A and channel B amplifiers. This makes AGND the ground reference voltage for the INA, INB, OUTA and OUTB pins. Recommended analog ground plane connection depends on how power is applied to the LTC6911-X (see Figures 2, 3 and 4). Single power supply applications typically use V⁻ for the system signal ground. The analog ground plane in single supply applications should therefore tie to V^- , and the AGND pin should be bypassed to this ground plane by a high quality capacitor of at least 1uF (Figure 2). The AGND pin provides an internal analog reference voltage at half the V+ supply voltage. Dual supply applications with symmetrical supplies (such as $\pm 5V$) have a natural system ground plane potential of zero volts, which can be tied directly to the AGND pin, making the zero volt ground plane the input and output reference voltage for the LTC6911-X (Figure 3). Finally, if dual asymmetrical power supplies are used, the supply ground is still the natural ground plane voltage. To maximize signal swing capability with an asymmetrical supply, however, it is often desirable to refer the LTC6911-X's analog input and output to a voltage equidistant from the two supply rails V⁺ and V⁻. The AGND pin will provide such a potential when open-circuited and bypassed with a capacitor (Figure 4).




Figure 3. Dual Supply Ground Plane Connection




Figure 2. Single Supply Ground Plane Connection




Figure 4. Asymmetrical Dual Supply Ground Plane Connection

PIN FUNCTIONS

In noise sensitive applications where AGND does not directly tie to a ground plane, as in Figures 2 and 4, it is important to AC-bypass the AGND pin. Otherwise, channel-to-channel isolation is degraded and wideband noise will enter the signal path from the thermal noise of the internal voltage divider resistors that present a Thévenin equivalent resistance of approximately $5k\Omega$. This noise can reduce SNR by at least 3dB at high gain settings. An external capacitor from AGND to the ground plane, whose impedance is well below $5k\Omega$ at frequencies of interest, will filter and suppress this noise. A $1\mu F$ high quality capacitor is effective for frequencies down to 1kHz. Larger capacitors extend this suppression to lower frequencies. This issue does not arise in dual supply applications because the AGND pin ties directly to ground.

In applications requiring an analog ground reference other than half the total supply voltage, the user can override the built-in analog ground reference by tying the AGND pin to a reference voltage within the AGND voltage range specified in the Electrical Characteristics table. The AGND pin will load the external reference with approximately $5k\Omega$ returned to the half-supply potential. AGND should still be capacitively bypassed to a ground plane as noted above. Do not connect the AGND pin to the V^- pin.

INB (Pin 3): Analog Input. Refer to INA pin description.

GO, G1, G2 (Pins 4, 5, 6): CMOS-Level Digital Gain Control Inputs. G2 is the most significant bit (MSB) and G0 is the least significant bit (LSB). These pins control the voltage gain settings for both channels (see Tables 1 and 2). Each channel's gain cannot be set independent of the other channel. The logic input pins (G pins) are allowed to swing from V⁻ to 10.5V above V⁻, regardless of V⁺ so long as the logic levels meet the minimum requirements specified in the Electrical Characteristics table. The G0, G1 and G2 pins are high impedance CMOS logic inputs, but

have small pull-down current sources ($<10\mu A$) which will force both channels into the "zero" gain state (digital input 000) if the logic inputs are externally floated. No speed limitation is associated with the digital logic because it is memoryless and much faster than the analog signal path.

 V^- , V^+ (Pins 7, 9): Power Supply Pins. The V^+ and V^- pins should be bypassed with $0.1\mu F$ capacitors to an adequate analog ground plane using the shortest possible wiring. Electrically clean supplies and a low impedance ground are important for the high dynamic range available from the LTC6911-X (see further details under the AGND pin description). Low noise linear power supplies are recommended. Switching power supplies require special care to prevent switching noise coupling into the signal path, reducing dynamic range.

OUTB (Pin 8): Analog Output. This is the output of the B channel internal operational amplifier and can swing railto-rail (V⁺ to V⁻) as specified in the Electrical Characteristics table. The internal op amp remains active at all times. including the zero gain setting (digital input 000). For best performance, loading the output as lightly as possible will minimize signal distortion and gain error. The Electrical Characteristics table shows performance at output currents up to 10mA, and the current limits which occur when the output is shorted to mid-supply at 2.7V and $\pm 5V$ supplies. Signal outputs above 10mA are possible but current-limiting circuitry will begin to affect amplifier performance at approximately 20mA. Long-term operation above 20mA output is not recommended. Do not exceed a maximum junction temperature of 150°C. The output will drive capacitive loads up to 50pF. Capacitances higher than 50pF should be isolated by a series resistor to preserve AC stability.

OUTA (Pin 10): Analog Output. Refer to OUTB pin description.



APPLICATIONS INFORMATION

Functional Description

The LTC6911-1/LTC6911-2 are small outline, wideband inverting 2-channel amplifiers whose voltage gain is digitally programmable. Each delivers a choice of eight voltage gains, controlled by the 3-bit digital parallel interface (G pins), which accept CMOS logic levels. The gain code is always monotonic; an increase in the 3-bit binary number (G2 G1 G0) causes an increase in the gain. Tables 1 and 2 list the nominal voltage gains for LTC6911-1 and LTC6911-2 respectively. Gain control within each amplifier occurs by switching resistors from a matched array in or out of a closed-loop op amp circuit using MOS analog switches (Figure 1). Bandwidth depends on gain setting. Curves in the Typical Performance Characteristics section show measured frequency responses.

Digital Control

Logic levels for the LTC6911-X digital gain control inputs (Pins 4, 5, 6) are nominally rail-to-rail CMOS, but can swing above V⁺ so long as the positive swing does not exceed 10.5V with respect to V⁻. Each logic input has a small pull-down current source which can sink up to 10µA and is used to force the part into a gain of "zero" if the logic inputs are left unconnected. A logic 1 is nominally V⁺. A logic 0 is nominally V^- or alternatively, 0V when using $\pm 5V$ supplies. The parts are tested with the values listed in the Electrical Characteristics table. Digital Input "High" and "Low" voltages are 10% and 90% of the nominal full excursion on the inputs. That is, the tested logic levels are 0.27V and 2.43V with a 2.7V supply, 0.5V and 4.5V with a 5V supply, and 0.5V and 4.5V with \pm 5V supplies. Do not attempt to drive the digital inputs with TTL logic levels. TTL logic sources should be adapted with suitable pull-up resistors to V⁺ keeping in mind the internal pull-down current sources so that for a logic 1 they will swing to the positive rail.

Timing Constraints

Settling time in the CMOS gain-control logic is typically several nanoseconds and is faster than the analog signal path. When amplifier gain changes, the limiting timing is analog, not digital, because the effects of digital input changes are observed only through the analog output (Figure 1). The LTC6911-X's logic is static (not latched) and therefore lacks bus timing requirements. However, as with any programmable-gain amplifier, each gain change causes an output transient as the amplifier's output moves, with finite speed, toward a differently scaled version of the input signal. Varying the gain faster than the output can settle produces a garbled output signal. The LTC6911-X analog path settles with a characteristic time constant or time scale, τ , that is roughly the standard value for a first order band limited response:

$$\tau = 0.35/(2 \pi f_{-3dB})$$

See the -3dB BW vs Gain Setting graph in the Typical Performance Characteristics.

Offset Voltage vs Gain Setting

The Electrical Characteristics table lists DC gain dependent voltage offset error in two gain configurations. The voltage offsets listed, $V_{OS(IN)}$, are referred to the input pin (INA or INB). These offsets are directly related to the internal amplifier input voltage offset, $V_{OS(OA)}$, by the magnitude of programmed gain, G:

$$V_{OS(OA)} = V_{OS(IN)} \left(\frac{G}{1+G} \right)$$

The input referred offset, $V_{OS(IN)}$, for any gain setting can be inferred from $V_{OS(OA)}$ and the gain magnitude, G. For example, an internal offset $V_{OS(OA)}$ of 1mV will appear referred to the INA and INB pins as 2mV at a gain setting

APPLICATIONS INFORMATION

of 1, or 1.5mV at a gain setting of 2. At high gains, $V_{OS(IN)}$ approaches $V_{OS(OA)}$. (Offset voltage is random and can have either polarity centered on OV.) The MOS input circuitry of the internal op amp in Figure 1 draws negligible input currents (unlike some op amps), so only $V_{OS(OA)}$ and G affect the overall amplifier's offset.

AC-Coupled Operation

Adding capacitors in series with the INA and INB pins convert the LTC6911-X into a dual AC-coupled inverting amplifier, suppressing the input signal's DC level (and also adding the additional benefit of reducing the offset voltage from the LTC6911-X's amplifier itself). No further components are required because the input of the LTC6911-X biases itself correctly when a series capacitor is added. The INA and INB analog input pins connect internally to a resistor whose nominal value varies between 10k and 1k depending on the version of LTC6911 used (see the rightmost column of Tables 1 and 2). Therefore, the low frequency cutoff will vary with capacitor and gain setting. For example, if a low frequency corner of 1kHz or lower on the LTC6911-1 is desired, use a series capacitor of 0.16uF or larger. A $0.16\mu F$ capacitor has a reactance of $1k\Omega$ at 1kHz, giving a 1kHz lower – 3dB frequency for gain settings of 10V/V through 100V/V. If the LTC6911-1 is operated at lower gain settings with an 0.16µF capacitor, the higher input resistance will reduce the lower corner frequency down to 100Hz at a gain setting of 1V/V. These frequencies scale inversely with the value of the input capacitor used.

Note that operating the LTC6911 family in "zero" gain mode (digital inputs 000) open circuits the INA and INB pins and this demands some care if employed with a series AC-coupled input capacitor. When the chip enters the zero gain mode, the opened INA or INB pin tends to sample and freeze the voltage across the capacitor to the value it held just before the zero gain state. This can place the INA or INB pin at or near the DC potential of a supply rail (the INA or INB pin may also drift to a supply potential in this state

due to small junction leakage currents). To prevent driving the INA or INB pin outside the supply limit and potentially damaging the chip, avoid AC input signals in the zero gain state with an AC-coupled capacitor. Also, switching later to a nonzero gain value will cause a transient pulse at the output of the LTC6911-1 (with a time constant set by the capacitor value and the new LTC6911-1 input resistance value). This occurs because the INA and INB pins return to the AGND potential forcing transient current sourced by the amplifier output to charge the AC-coupling capacitor to its proper DC blocking value.

SNR and Dynamic Range

The term "dynamic range" is much used (and abused) with signal paths. Signal-to-noise ratio (SNR) is an unambiguous comparison of signal and noise levels, measured in the same way and under the same operating conditions. In a variable gain amplifier, however, further characterization is useful because both noise and maximum signal level in the amplifier will vary with the gain setting, in general. In the LTC6911-X, maximum output signal is independent of gain (and is near the full power supply voltage, as detailed in the Swing sections of the Electrical Characteristics table). The maximum input level falls with increasing gain, and the input-referred noise falls as well (as also listed in the table). To summarize the useful signal range in such an amplifier, we define Dynamic Range (DR) as the ratio of maximum input (at unity gain) to minimum input-referred noise (at maximum gain). This DR has a physical interpretation as the range of signal levels that will experience an SNR above unity V/V or 0dB. At a 10V total power supply, DR in the LTC6911-X (gains 0V/V to 100V/V) is typically 120dB (the ratio of a nominal $9.9V_{P-P}$, or 3.5V_{BMS} (maximum input), to the 3.8µV_{BMS} (high gain input noise). The SNR of an amplifier is the ratio of input level to input-referred noise, and can be 110dB with the LTC6911 family at unity gain.

LINEAR TECHNOLOGY

APPLICATIONS INFORMATION

Construction and Instrumentation Cautions

Electrically clean construction is important in applications seeking the full dynamic range of the LTC6911 family of dual amplifiers. It is absolutely critical to have AGND either AC bypassed or wired directly, using the shortest possible wiring, to a low impedance ground return for best channel-to-channel isolation. Short, direct wiring will minimize parasitic capacitance and inductance. High quality supply bypass capacitors of 0.1µF near the chip provide good decoupling from a clean, low inductance power source. But several cm of wire (i.e., a few microhenrys of inductance) from the power supplies, unless decoupled by

substantial capacitance (>10 μ F) near the chip, can create a high-Q LC resonance in the hundreds of kHz in the chip's supplies or ground reference. This may impair circuit performance at those frequencies. A compact, carefully laid out printed circuit board with a good ground plane makes a significant difference in minimizing distortion and maximizing channel isolation. Finally, equipment to measure amplifier performance can itself add to distortion or noise floors. Checking for these limits with wired shorts from INA to OUTA and INB to OUTB in place of the chip is a prudent routine procedure.

TYPICAL APPLICATION

Expanding an ADC's Dynamic Range

Figure 5 shows a compact 2-channel data acquisition system for wide ranging input levels. This figure combines an LTC6911-X programmable amplifier (10-lead MSOP) with an LTC1865 analog-to-digital converter (ADC) in an 8-lead MSOP. This ADC has 16-bit resolution and a

maximum sampling rate of 250ksps. An LTC6911-1, for example, expands the ADC's input amplitude range by 40dB while operating from the same single 5V supply. The 499 Ω resistor and 270pF capacitor couple cleanly between the LTC6911-X's output and the switched-capacitor inputs of the LTC1865.





Figure 5. Expanding a Dual Channel ADC's Dynamic Range

PACKAGE DESCRIPTION

MS Package 10-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1661)




- 2. DRAWING NOT TO SCALE
- 2. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
 MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX




TYPICAL APPLICATION

Fully Differential Amplifier with Digitally Programmable Gain

High Dynamic Range (PGA Input)



High CMRR (Differential Input)



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT®1228	100MHz Gain Controlled Transconductance Amplifier	Differential Input, Continuous Analog Gain Control
LT1251/LT1256	40MHz Video Fader and Gain Controlled Amplifier	Two Input, One Output, Continuous Analog Gain Control
LTC1564	10kHz to 150kHz Digitally Controlled Filter and PGA	Continuous Time, Low Noise 8th Order Filter and 4-Bit PGA
LTC6910	Digitally Controlled Programmable Gain Amplifier in SOT-23	Single Channel Version of the LTC6911
LTC6915	Digitally Controlled Programmable Instrumentation Amplifier with SPI Interface	14 Bits of Gain Control