



**ABSOLUTE MAXIMUM RATINGS**

Supply Input Voltage (VCCL, VCC).....	-0.3V to 6.0V
Battery Input Voltage (VIN).....	-0.3V to 24V
Current Limit Sense (ILIM1, ILIM3).....	-0.3V to 30V
Topside Driver Supply Input Voltage (VC1, VC2, VC3).....	-0.3 to VSx + 6.0V
Topside Driver Return Input Voltage (VS1, VS2).....	-5V to 24V
Differential Sense Input Voltage (FB+, FB-).....	-0.3V to 6.0V
VID0 – VID4, Input Voltage .....	-0.3V to 6V
High Side Driver Peak (<500ns) Current (HO1/2, I-MAX) .....	±1A
Low Side Driver Peak (<500ns) Sink Current (LO1/2, I-MIN).....	±1.5A
Operating Junction Temperature.....	150°C
Storage Temperature Range.....	-65°C to 150°C
Lead Temperature (Soldering 10 seconds) .....	300°C
RoHS Peak Package Solder Reflow Temperature (40 second maximum exposure) .....	260°C (+0, -5)

Note: Exceeding these ratings could cause damage to the device. All voltages are with respect to Ground. Currents are positive into, negative out of specified terminal.  
x denotes respective pin designator 1, 2, or 3

**THERMAL DATA**
**LQ Plastic MLPQ 38-Pin**



THERMAL RESISTANCE-JUNCTION TO CASE, $\theta_{JC}$	8°C/W
THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\theta_{JA}$	35°C/W

**PW Plastic TSSOP 38-Pin**

THERMAL RESISTANCE-JUNCTION TO CASE, $\theta_{JC}$	12.2°C/W
THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\theta_{JA}$	38°C/W

Junction Temperature Calculation:  $T_J = T_A + (P_D \times \theta_{JA})$ .

The  $\theta_{JA}$  numbers are guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.

**PACKAGE PIN OUT**


RoHS / Pb-free 100% Matte Tin Lead Finish

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	LX1677			Units
		Min	Typ	Max	
IC Input Supply Voltage	VCC	4.5		5.5	V
Battery Input Voltage	VIN	5.7		24.0	V
Biphase Topside Driver Return Voltage	VS1, VS2	0		24.0	V
Transient Correction Phase Driver Return Voltage	VS3	0		5.5	V



#### FUNCTIONAL PIN DESCRIPTION

Name	Description
FB+	Differential Amplifier Positive Input – Feedback from output
FB-	Differential Amplifier Negative Input – Feedback from output
DFOUT	Differential Amplifier Output
EA1-	Phase 1 Error Amplifier Negative Input
EO1	Phase 1 Error Amplifier Output
GND	Analog Ground
ROSC	A resistor to ground sets PWM frequency
ENA	Enable Input – Logic Low disables all converter phases
DACOUT	DAC Output voltage – 50uA bi-directional current source
VID4	Digital Input for VID code – Has an internal pull-up resistor
VID3	Digital Input for VID code – Has an internal pull-up resistor
VID2	Digital Input for VID code – Has an internal pull-up resistor
VID1	Digital Input for VID code – Has an internal pull-up resistor
VID0	Digital Input for VID code – Has an internal pull-up resistor
PWGD	Power Good Output Pin – Open drain output pin for power good indication. High = Power Good
VCC	IC Supply Voltage. Nominal +5V
VC3	Supply for transient correction phase upper MOSFET driver, bootstrap voltage
PGN3	Power ground pin for Transient Correction Loop driver
I-MIN	Output Driver for lower Transient Correction Loop MOSFET
VS3	Low side of upper driver for Transient Correction Loop – MOSFET Driver power return
I-MAX	Output Driver for upper Transient Correction Loop MOSFET
ILIM3	Transient Correction Loop current sense – A resistor sets an upper limit for over current detection and shut down.
LP1	Phase 2 differential amplifier positive input, filtered feedback from phase 1 output
EA2-	Negative Input of phase 2 integrating amplifier
EO2	Output of phase 2 integrating amplifier
LP2	Phase 2 differential amplifier negative input, filtered feedback from phase 2 output
VIN	Battery Voltage Input.
LO2	Driver Output for phase 2 lower MOSFET
VS2	Low side of upper gate driver for phase 2.
HO2	Driver Output for phase 2 upper MOSFET
VC2	Supply for phase 2 upper MOSFET driver, bootstrap voltage
PGN	Power ground pin for current sensing of lower MOSFET $R_{DS(ON)}$ for phase 1.
LO1	Driver Output for phase 1 lower MOSFET
ILIM1	Over-Current Limit Set – A resistor sets an upper limit for over current detection and shut down.
VS1	Low side of upper gate driver for phase #1.
HO1	Driver Output for phase 1 upper MOSFET
VC1	Supply for phase 1 upper MOSFET driver, bootstrap voltage
VCCL	Voltage bus for the lower MOSFET drivers. Nominal +5V

**ELECTRICAL CHARACTERISTICS**

Unless otherwise specified, the following specifications apply over the operating ambient temperature  $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$  except where otherwise noted and the following test conditions:  $V_{CC} = 5\text{V}$ ,  $V_{CCL} = 5\text{V}$ ,  $V_{IN} = 12\text{V}$ , Switching Frequency = 500KHz.

Parameter	Symbol	Test Conditions	LX1677			Units
			Min	Typ	Max	
REGULATOR						
IC Supply Current	I <sub>Q(VCC)</sub>	ENA = VCC, FB+ = FB- ENA = GND	1	5	9	mA μA
Low Side Driver Operating Current	I <sub>Q(VCCL)</sub>	ENA = VCC, FB+ = FB-		0.5	1	mA
High Side Driver Operating Current	I <sub>Q(VCX)</sub>	ENA = VCC, FB+ = FB-		2	4	mA
ERROR AMPLIFIER: PHASE 1						
Input Offset Voltage	V <sub>OS</sub>	Common Mode Voltage (V <sub>CM</sub> ) = 1.4V	-6		6	mV
Input Bias Current	I <sub>EA1</sub>		-100		100	nA
DC Open Loop Gain			60	70		dB
Input Common Mode Range	V <sub>ICM</sub>	CMRR > 50dB	0.8		2.5	V
Output Voltage Swing	V <sub>EO1(MAX)</sub> V <sub>EO1(MIN)</sub>	I <sub>EA1</sub> = 2mA I <sub>EA1</sub> = -20μA		4.0 0.15	0.5	V
Unity Gain Bandwidth	UGBW			20		MHz
DIFFERENTIAL AMPLIFIER						
Input Offset Voltage	V <sub>OS</sub>	V <sub>CM</sub> =1.4V	-6		6	mV
Gain	A <sub>DA</sub>		0.99	1	1.01	V/V
Common Mode Rejection Ratio	CMRR <sub>DA</sub>	0.8V < V <sub>CM</sub> < 2.5V		65		dB
Input Resistance	R <sub>IN</sub>	Measured at FB+ Input		30		KΩ
Input Common Mode Range	V <sub>CM</sub>		0		3	V
Source / Sink Current		V <sub>DFOUT</sub> = 0V		5		mA
Output Voltage Swing	V <sub>DFOUT(MAX)</sub> V <sub>DFOUT(MIN)</sub>	I <sub>DFOUT</sub> = 2mA I <sub>EA1</sub> = -20μA		4.0 0.2		V
Unity Gain Bandwidth	UGBW			10		MHz
Slew Rate	SR			5		V/μs
OSCILLATOR						
Maximum Clock Frequency	f <sub>MAX</sub>	R <sub>PWM</sub> =10kΩ	0.9	1	1.1	MHz
Minimum Clock Frequency	f <sub>MIN</sub>	R <sub>PWM</sub> =50kΩ	150	200	220	KHz
Frequency Stability				4		%
PWM OUTPUT						
Maximum Duty Cycle	DC <sub>MAX</sub>	During Transient Correction Switching Transient Correction Not Switching	40		100 50	%
Minimum Pulse Width	t <sub>PWM(MIN)</sub>	3000pF Load		60		nS
Dead Time		3000pF Load at 50% of VCCL	50	80	200	nS
Ramp Amplitude	V <sub>RAMP</sub>	V <sub>IN</sub> = 6V V <sub>IN</sub> = 12 V <sub>IN</sub> = 24V		0.70 1.40 2.80		V
PHASE 2 INTEGRATING AMPLIFIER						
Input Offset Voltage	V <sub>OS</sub>	V <sub>CM</sub> =1.4V	-6		6	mV
DC Open Loop Gain				70		dB
Output Voltage Swing	V <sub>EO2(MAX)</sub> V <sub>EO2(MIN)</sub>	I <sub>EA2</sub> = 2mA I <sub>EA2</sub> = -20μA		4.0 0.15	0.5	V
Unity Gain Bandwidth	UGBW			20		MHz

**ELECTRICAL CHARACTERISTICS (CONT)**

Unless otherwise specified, the following specifications apply over the operating ambient temperature  $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$  except where otherwise noted and the following test conditions:  $V_{CC} = 5\text{V}$ ,  $V_{CCCL} = 5\text{V}$ ,  $V_{IN} = 12\text{V}$ , Switching Frequency = 500KHz.

Parameter	Symbol	Test Conditions	LX1677			Units
			Min	Typ	Max	
PHASE 2 DIFFERENTIAL AMPLIFIER						
Input Offset Voltage	V <sub>OS</sub>	LP1=LP2	-6		6	mV
Gain	A <sub>DA</sub>		0.98	1	1.02	V/V
Common Mode Rejection Ratio	CMRR <sub>DA</sub>	Common Mode Voltage = 0 to 2 V		60		dB
Input Resistance	R <sub>B</sub>			180		KΩ
Unity Gain Bandwidth	UGBW			4		MHz
TRANSIENT CONTROL LOOP						
Voltage Droop Sense Propagation Delay : FB+ and FB- to I-MAX				50		nS
Voltage Overshoot Sense Propagation Delay : FB+ and FB- to I-MIN				50		nS
Voltage Droop Sense Threshold		V <sub>DFOUT</sub> Rising 3000pF Load		40		mV
Voltage Overshoot Sense Threshold		V <sub>DFOUT</sub> Falling 3000pF Load		40		mV
OUTPUT DRIVERS						
Driver						
▪ Rise Time	t <sub>RISE</sub>	CL = 3000pF, VCx - VSx = 5V		50		nS
▪ Fall Time	t <sub>FALL</sub>			50		
High Side Driver Voltage: [V <sub>HOx</sub> - V <sub>VSx</sub> ]		V <sub>HOx</sub> = 20mA, VCx - VSx = 5.0 V V <sub>HOx</sub> = -20mA, VCx - VSx = 5.0 V	4.8	4.9 0.1	0.2	V
Low Side Driver Voltage: [V <sub>LOx</sub> - V <sub>PGN</sub> ]		V <sub>LOx</sub> = 20mA, VCCL - VPGN = 5.0 V V <sub>LOx</sub> = -20mA, VCCL - VPGN = 5.0 V	4.8	4.9 0.1	0.2	V
High Side Driver Current	I <sub>HOx</sub>	VCx - VSx = 5.0 V, Load = 3300pf at <500nSec		1		A
Lower MOSFET Driver Current	I <sub>LOx</sub>	VCCL - PGN = 5.0 V, Load = 3300pf at <500nSec		1.5		A
PHASE 1 OVER CURRENT PROTECTION						
Current Sense Bias Current	I <sub>ILIM1</sub>		44	50	60	μA
Current Sense Delay	t <sub>CSD(ILIM1)</sub>		200	400	500	nS
TRANSIENT CORRECTION LOOP OVER CURRENT PROTECTION						
Current Sense Bias Current	I <sub>ILIM3</sub>		40	50	60	μA
Current Sense Delay	t <sub>CSD(ILIM3)</sub>		200	400	500	nS
ENABLE INPUT / VOLTAGE IDENTIFICATION (VID)						
Logic Low Threshold				1.5		V
Hysteresis				0.3		V
Pullup Resistance				100		KΩ
POWER GOOD						
Low Output Voltage	V <sub>PWGD</sub>	I <sub>PWGD</sub> = -3mA		0.5		V

**ELECTRICAL CHARACTERISTICS (CONT)**

Unless otherwise specified, the following specifications apply over the operating ambient temperature  $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$  except where otherwise noted and the following test conditions: VCC = 5V, VCCL = 5V, VIN = 12V, Switching Frequency = 500KHz.

Parameter	Symbol	Test Conditions	LX1677			Units
			Min	Typ	Max	
UVLO						
VCC		VCC Rising		4.2 0.3		V
VIN		VIN Rising		5.5 0.3		
OVER VOLTAGE PROTECTION						
Over Voltage Threshold	-			1.85		V
UNDER VOLTAGE PROTECTION						
Under Voltage Threshold				0.725		V
DAC						
DAC Output Voltage Positioning Offset		At No Load		-20		mV
Initial DACOUT Accuracy		$1 \leq V_{\text{DACOUT}} \leq 1.4$			1	%
		$0.925 \leq V_{\text{DACOUT}} < 1$ $1.4 < V_{\text{DACOUT}} \leq 2$			2	
High Side Driver Current	I <sub>HOx</sub>	VCx - VSx = 5.0 V, Load = 3300pf at <500nSec		1		A
Lower MOSFET Driver Current	I <sub>LOx</sub>	VCCL - PGN = 5.0 V, Load = 3300pf at <500nSec		1.5		A
VID Logic High Threshold			0.5	1.3	2	V
VID Hysteresis				0.3		V

**VOLTAGE IDENTIFICATION (VID) CODE**

VID[4:0]	V <sub>OUT</sub> (V)	VID[4:0]	V <sub>OUT</sub> (V)
00000	1.550	10000	1.150
00001	1.525	10001	1.125
00010	1.500	10010	1.100
00011	1.475	10011	1.075
00100	1.450	10100	1.050
00101	1.425	10101	1.025
00110	1.400	10110	1.000
00111	1.375	10111	0.975
01000	1.350	11000	0.950
01001	1.325	11001	0.925
01010	1.300	11010	0.900
01011	1.275	11011	0.875
01100	1.250	11100	0.850
01101	1.225	11101	0.825
01110	1.200	11110	0.800
01111	1.175	11111	Shutdown




# Microsemi

## LX1677


### AMD64 Processor VRM Controller

#### PRODUCTION DATA SHEET

#### SIMPLIFIED BLOCK DIAGRAM





**APPLICATION CIRCUITS**

**Figure 2 – Typical VRM Application**





## GENERAL DESCRIPTION

The LX1677 is a voltage-mode pulse-width modulation controller integrated circuit. The PWM frequency is programmable from 200kHz to 1MHz. The device has external compensation, for more flexibility of the loop response. The LX1677 also makes use of a true differential input amplifier for remote voltage sensing at the actual processor core. This is a very important feature now that the core voltages are in the 1 to 2 volt range. The reference for the biphasic PWM output is a 5 bit VID code DAC. The VID code DAC can generate a reference voltage of 0.925 to 2.000 volts. The output of the DAC is a bi-directional current source and is connected to the DACOUT pin. Connecting a capacitor from this pin to ground will generate a linear ramp, which will determine the rate of change of the output voltage. The rate of change can be set so that the current required to charge the total output capacitance is below the maximum current limit trip point. This will allow VID changes on the fly without tripping the over current sensor.

## POWER UP AND INITIALIZATION

At power up, the LX1677 monitors the supply voltage to VCC and Vin. Before both supplies reach their under-voltage lock-out (UVLO) thresholds, a power on reset condition will prevent soft-start from beginning, the oscillator is disabled and all MOSFETs are kept off.

## SOFT-START

Once the supplies are above the UVLO threshold and the Enable pin is brought high, the soft-start capacitor begins to be charged up by the reference DAC through the DACOUT pin. The capacitor voltage at the DACOUT pin rises as a linear ramp. The DACOUT pin is connected to the error amplifier's non-inverting input which controls the output voltage. The output voltage will follow the DACOUT pin voltage.

Phase 3 (hysteretic phase) is disabled during soft-start.

## OVER-CURRENT PROTECTION

There are two separate current limit circuits in the LX1677. One looks at the phase 1 lower MOSFET drain current and the second looks at the phase 3 upper MOSFET drain current. Both circuits have a 400 nS delay before a current limit command is issued to the current limit latch, once set the current limit latch will hold all three phases off until it is reset.

The Over-Current Protection is disabled during positive VID changes.

To reset the current limit latch either the enable command (ENA) must be cycled low then back high or the input power must cycle off and then back on.

## OVER-CURRENT PROTECTION (PHASE 1)


The phase 1 current limit uses the RDS(ON) of the lower MOSFET, together with a resistor (RSET) to set the actual current limit point. The current limit comparator senses the current 400 nS after the lower MOSFET is switched on. A current source supplies a current (ISET), of 50μA which flows into RSET and determines the current limit trip point. The value of RSET is selected to set the current limit for the application.

Phase 1 RSET is calculated by:

$$R_{SET} = \frac{I_{Limit} \cdot R_{DS(ON)}}{50\mu A}$$

The current limit comparator will trip when the drop across RSET equals the drop across the lower MOSFET RDS(ON), at this time the comparator outputs a signal to set the I limit latch and removes the enable command. The Over-Current sensing is done on phase 1 only because phase 2 current is always being forced to equal the phase 1 current, therefore the current trip point is set at half of the desired current limit. For an output current limit setting of 30 amps, the current trip point for phase 1 is set at 15 amps.

When the phase 1 over current latch is set all three phases are disabled, all MOSFETs are turned off.




**Figure 3 – Phase 1  $\bar{C}$  Current Limit**

The delay before current limit is activated will result in current pulses exceeding the calculated values during the delay period if a short circuit is applied during that time.

**THEORY OF OPERATION (CONTINUED)**
**OVER-CURRENT PROTECTION (PHASE 3)**

The hysteretic phase has its own current limit protection because with its very fast response time with a 100 nH inductor the upper MOSFET cannot be allowed to stay on during an output short circuit condition. The phase 3 over-current sensing uses the  $R_{DS(ON)}$  of the upper MOSFET with a resistor  $R_{SET}$  to determine the over current limit point. A current source draws 50uA through  $R_{SET}$  which determines the required drop across the MOSFET  $R_{DS(ON)}$  to initiate a current limit condition.



**Figure 4 – Phase 3 Current Limit**

Phase 3  $R_{SET}$  is calculated by:

$$R_{set} = \frac{I_{Limit} \cdot R_{DSon}}{50\mu A}$$

**OVER VOLTAGE PROTECTION**

An over voltage protection circuit monitors the output voltage and will latch all three phases off if an over voltage condition (greater than 2.35 V) is detected. Both MOSFETs for phase 3 will be held off and the lower MOSFETs for phase 1 and 2 will be held on to discharge the output capacitor till the output voltage drops below .85 volt, at .85 volts all MOSFETs will be turned off.

**FAULT LOGIC**

There are a number of possible states that will cause a fault condition that will disable the output MOSFET drivers. A fault condition will be caused by the following:

- Enable (ENA) pin being pulled low
- Over-current condition on either phase 1 or phase 3
- Over Voltage output  $\geq 1.85V$
- Under Voltage output  $\leq 0.725V$

In all cases except Over Voltage all MOSFET drivers will be latched off. For an Over Voltage fault the lower MOSFETs for phase 1 and 2 will be held on to discharge the bulk capacitance on the output till a lower limit of 0.725 volts is reached then all MOSFETs will be turned off.

To reset a fault it necessary to cycle the ENA pin low then back high or remove and reapply the input voltage  $V_{IN}$ .

The Under Voltage monitor is not enabled until the output voltage has ramped up to the level commanded by the DACOUT pin and the PWGD output in high.

**PWM FREQUENCY**

An external resistor sets the PWM frequency from the ROSC pin to ground.

The equation for ROSC is:

$$ROSC = \frac{1}{(K \cdot f) + 100e-9}$$

where ROSC is in  $\Omega$ , f is in Hz,  $K=105e-12$


**THEORY OF OPERATION (CONTINUED)**
**THEORY OF OPERATION FOR A BI-PHASE, LOADSHARE™ CONFIGURATION**

The basic principle used in LoadSHARE™ in a multiple phase buck converter topology is that if multiple, identical, inductors have the same identical voltage impressed across their leads, they must then have the same identical current passing through them. The current that we would like to balance between inductors is mainly the DC component along with as much as possible the transient current. All inductors in a multiphase buck converter topology have their output side tied together at the output filter capacitors. Therefore this side of all the inductors has the same identical voltage.

If the input side of the inductors can be forced to have the same equivalent DC potential on this lead, then they will have the same DC current flowing. To achieve this requirement, phase 1 will be the control phase that sets the output operating voltage, under normal PWM operation. To force the current of phase 2 to be equal to the current of phase 1; a second feedback loop is used. Phase 2 has a low pass filter connected from the input side of each inductor. This side of the inductors has a square wave signal that is proportional to its duty cycle. The output of each LPF is a DC (+ some AC) signal that is proportional to the magnitude and duty cycle of its respective inductor signal.

The second feedback loop will use the output of the phase 1 LPF as a reference signal for an error amplifier that will compare this reference to the output of the phase 2 LPF. This error signal will be amplified and used to control the PWM circuit of phase 2. Therefore, the duty cycle of phase 2 will be set so that the equivalent voltage potential will be forced across the phase 2 inductor as compared to the phase 1 inductor. This will force the current in the phase 2 inductor to follow and equal the phase 1 inductor current.

With the LoadSHARE™ topology it is possible to imbalance the phases so that one phase will supply more current than the other under unique situations. The LX1677 will normally be used with the same supply voltages on phase 1 and 2 PWM inputs and will have equal currents in both phases.


**Figure 5 – LoadSHARE Control Loop**

**THEORY OF OPERATION (CONTINUED)**
**LOOP GAIN AUTOMATIC COMPENSATION**

The PWM ramp shown in Figure 5 is automatically adjusted to keep its amplitude a fixed percentage of  $V_{in}$  over the range of 6 to 24 V input.

This maintains a constant loop gain that is set by the feedback networks around the error amplifiers independent of PWM input voltage.

**TRANSIENT CORRECTION LOOP**


Phase 3 is a Transient Correction Loop that can sum a large amount of current into the output node when required by an out of range condition. The differential feedback summing amplifier is connected directly to the output terminals and has sufficient bandwidth to follow any fast changes in output voltage. The feedback error voltage is compared to the commanded reference voltage (DACOUT) by two high speed comparators, I-Max and I-Min. The other inputs of these comparators are offset from the DACOUT as shown in Fig 6. If the error in output voltage exceeds the offset in either direction the appropriate MOSFET will be turned on to force current into or out of the output node to correct the voltage error. The very low value inductor (100nH) allows large amounts of current to be forced into or out of the output node very quickly.

When the Transient Correction Loop is switching it forces the appropriate upper or lower MOSFETs in phases 1 and 2 to stay on (100% or 0% duty cycle) until the error is corrected.

The two drivers for the Transient Correction Loop have outputs (I-Max) and (I-Min) that may be used to drive a half bridge to correct for both low and high output voltage conditions. This permits pulling the output low if an overshoot occurs due to a rapid reduction in load current. With a conventional Buck regulator rapid changes in the negative direction are not possible due to the low voltage available as a forcing function.

The two outputs (I-MAX and I-MIN) are completely independent. A single MOSFET and diode can be used to correct for voltage droop only or voltage overshoot only when driven by the appropriate output. If the I-MAX driver is not used the VC3 and VS3 pins must be connected to +5 volts.

Under normal operation the Transient Correction phase is only active for a very brief time during high di/dt loads on the output.



**Figure 6 – Phase 3 Transient Correction Loop**

**APPLICATION NOTE**
**OUTPUT INDUCTOR**

The output inductor should be selected to meet the requirements of the output voltage ripple in steady-state operation and the inductor current slew-rate during transient. The peak-to-peak output voltage ripple is:

$$V_{\text{RIPPLE}} = \text{ESR} \times I_{\text{RIPPLE}}$$

where

$$\Delta I = \frac{V_{\text{IN}} - V_{\text{OUT}}}{L} \times \frac{D}{f s}$$

$\Delta I$  is the inductor ripple current,  $L$  is the output inductor value and ESR is the Effective Series Resistance of the output capacitor.

$\Delta I$  should typically be in the range of 20% to 40% of the maximum output current. Higher inductance results in lower output voltage ripple, allowing slightly higher ESR to satisfy the transient specification. Higher inductance also slows the inductor current slew rate in response to the load-current step change,  $\Delta I$ , resulting in more output-capacitor voltage droop. When using electrolytic capacitors, the capacitor voltage droop is usually negligible, due to the large capacitance

The inductor-current rise and fall times are:

$$T_{\text{RISE}} = L \times \frac{\Delta I}{(V_{\text{IN}} - V_{\text{OUT}})}$$

and

$$T_{\text{FALL}} = L \times \frac{\Delta I}{V_{\text{OUT}}}$$

The inductance value can be calculated by:

$$L = \frac{V_{\text{IN}} - V_{\text{OUT}}}{\Delta I} \times \frac{D}{f s}$$

**OUTPUT CAPACITOR**

The output capacitor is sized to meet ripple and transient performance specifications. Effective Series Resistance (ESR) is a critical parameter. When a step load current occurs, the output voltage will have a step that equals the product of the ESR and the current step,  $\Delta I$ . In an advanced

microprocessor power supply, the output capacitor is usually selected from ESR instead of capacitance or RMS current capability. A capacitor that satisfies the ESR requirements usually has a larger capacitance and current capability than strictly needed

The allowed ESR can be found by:

$$\text{ESR} \times (I_{\text{RIPPLE}} + \Delta I) < V_{\text{EX}}$$

Where  $I_{\text{RIPPLE}}$  is the inductor ripple current,  $\Delta I$  is the maximum load current step change, and  $V_{\text{EX}}$  is the allowed output voltage excursion in the transient.

Electrolytic capacitors can be used for the output capacitor, but are less stable with age than tantalum capacitors. As they age, their ESR degrades, reducing the system performance and increasing the risk of failure. It is recommended that multiple parallel capacitors be used, so that, as ESR increase with age, overall performance will still meet the processor's requirements.

There is frequently strong pressure to use the least expensive components possible, however, this could lead to degraded long-term reliability, especially in the case of filter capacitors. Microsemi's demonstration boards use the CDE Polymer AL-EL (ESRE) filter capacitors, which are aluminum electrolytic, and have demonstrated reliability. The OS-CON series from Sanyo generally provides the very best performance in terms of long term ESR stability and general reliability, but at a substantial cost penalty. The CDE Polymer AL-EL (ESRE) filter series provides excellent ESR performance at a reasonable cost. Beware of off-brand, very low-cost filter capacitors, which have been shown to degrade in both ESR and general electrolytic characteristics over time.

**INPUT CAPACITOR**

The input capacitor and the input inductor, if used, are to filter the pulsating current generated by the buck converter to reduce interference to other circuits connected to the same 5V rail. In addition, the input capacitor provides local de-coupling the buck converter. The capacitor should be rated to handle the RMS current requirements. The RMS current is:

$$I_{\text{RMS}} = I_L \sqrt{d(0.5 - d)} \text{ for } d \leq 0.5$$

Where  $I_L$  is the inductor current and  $d$  is the duty cycle. The maximum RMS value of  $0.25I_L$  will occur when  $d = 25\%$  or  $75\%$ .



## APPLICATION NOTE (CONTINUED)

**SOFT-START CAPACITOR**


An external soft-start capacitor is connected to the DACOUT pin and will be charged, or discharged, at a linear rate by the internal 50uA bi-directional current source after the UVLO circuit has been satisfied. Whenever the VID code is changed during normal operation the soft-start capacitor will determine the rate of change at the output.

**PROGRAMMING THE OUTPUT VOLTAGE**


Output voltage is determined by the internal 5 bit DAC. The DAC inputs are the Voltage Identification (VID) 0-4 lines, the VID table lists the available output voltages for the corresponding VID codes.

There are no external resistor dividers to program output voltage and only the steps listed are available.



**PACKAGE DIMENSIONS**
**LQ 38-Pin Micro Leadframe Package (MLPQ)**


Dim	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	0.80	1.00	0.031	0.039
A1	0	0.05	0	0.002
A3	0.20 REF		0.008 REF	
b	0.18	0.30	0.007	0.011
D	5.00 BSC		0.196 BSC	
D2	3.00	3.25	0.118	0.127
E	7.00 BSC		0.275 BSC	
E2	5.00	5.25	0.196	0.206
e	0.50 BSC		0.019 BSC	
L	0.30	0.50	0.012	0.020


**PW 38-Pin Thin Small Shrink Outline (TSSOP)**


Dim	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	1.2	-	0.047
A1	0.05	0.15	0.002	0.006
A2	0.80	1.05	0.031	0.041
b	0.17	0.27	0.007	0.011
c	0.09	0.20	0.004	0.008
D	9.60	9.80	0.378	0.386
E	6.25	6.50	0.246	0.256
E1	4.30	4.50	0.169	0.177
e	0.50 BSC		0.02 BSC	
L	0.45	0.75	0.018	0.030
M	0°	8°	0°	8°
*LC	-	0.10	-	0.004

**Note:**

1. Dimensions do not include mold flash or protrusions; these shall not exceed 0.155mm(.006") on any side. Lead dimension shall not include solder coverage.





LX1677

AMD64 Processor VRM Controller  
PRODUCTION DATA SHEET

NOTES

PRODUCTION DATA – Information contained in this document is proprietary to Microsemi and is current as of publication date. This document may not be modified in any way without the express written consent of Microsemi. Product processing does not necessarily include testing of all parameters. Microsemi reserves the right to change the configuration and performance of the product and to discontinue product at any time.