

CP2112 Errata

This document contains information on the errata of revision F02 of the CP2112. The F03 revision will be available in Q1 of 2017.

For errata on older revisions, please refer to the errata history section for the device. The device revision is typically the first letter on the line immediately under the part number on the package marking. This is typically the second or third line.

Errata effective date: February 1st, 2017.

1. Active Errata Summary

These tables lists all known errata for the CP2112 and all unresolved errata in revision F02 of the CP2112.

Table 1.1. Errata History Overview

Designator	Title/Problem	Exists on Revision:				
		Data Sheet re- vision 1.2 and be- low	F01	F02	F03	
CP2112_E101	GetReadResponse May Return Incorrect Data	_	_	Х	_	
CP2112_E102	ROM Programming Voltage	Х	_	_	_	
CP2112_E103	No Enumeration if I2C Stuck Low	_	_	Х	_	
CP2112_E104	Address Read Request with NAK	_	_	Х	_	
CP2112_E105	Occasional Double START on Read Request	_	_	Х	_	
CP2112_E106	Addressed Read Format	_	Х	_	_	
CP2112_E107	Multimaster Applications	_	Х	_	_	
CP2112_E108	Failure to Enumerate	_	_	Х	_	

Table 1.2. Active Errata Status Summary

Errata #	Designator	Title/Problem	Workaround	Affected	Resolution
			Exists	Revision	
1	CP2112_E101	GetReadResponse May Return Incorrect Data	Yes	F02	F03
2	CP2112_E102	ROM Programming Voltage	Yes	Data Sheet revision 1.2 and below	Data Sheet revision 1.3
3	CP2112_E103	No Enumeration if I2C Stuck Low	No	F02	F03
4	CP2112_E104	Address Read Request with NAK	Yes	F02	F03
5	CP2112_E105	Occasional Double START on Read Request	No	F02	F03
6	CP2112_E108	Failure to Enumerate	No	F02	F03

2. Detailed Errata Descriptions

2.1 CP2112 E101 - GetReadResponse May Return Incorrect Data

Description of Errata

If the autoReadRespond feature is used with the HidSmbus_AddressReadRequest() API, HidSmbus_GetReadResponse() may return incorrect data where the first bytes of the response are overwritten by the target address.

Affected Conditions / Impacts

Systems using the autoReadRespond feature along with HidSmbus_AddressReadRequest() may see incorrect data when using HidSmbus_GetReadResponse().

Workaround

To work around this problem, disable the autoReadRespond feature and use the HidSmbus_ForceReadResponse() function. For example, with autoReadRespond enabled using the HidSmbus_SetSmbusConfig() function:

If autoReadRespond is disabled, the recommended sequence is as follows:

```
HidSmbus_AddressReadRequest()

// poll transfer status until transfer is done using

// HidSmbus_TransferStatusRequest() and HidSmbus_GetTransferStatusResponse()

HidSmbus_ForceReadResponse()

HidSmbus_GetReadResponse() // reports will generally be full

...

HidSmbus_GetReadResponse()
```

Resolution

This issue is resolved in revision F03 devices.

2.2 CP2112_E102 - ROM Programming Voltage

Description of Errata

The data sheet incorrectly indicates that VDD must remain at 3.3 V or higher to successfully write to the configuration ROM. Instead, the voltage on the VIO pin must remain at 3.3 V or higher when writing to the configuration ROM.

Affected Conditions / Impacts

For systems that connect VDD and VIO together, there is no impact. For systems that have a separate voltage source for VIO and are configuring the ROM in-system, VIO must remain at 3.3 V while programming is in progress.

Workaround

For systems that connect VDD and VIO together, keep both power supplies above 3.3 V when programming. For systems that have a separate voltage source for VIO and are configuring the ROM in-system, VIO must remain at 3.3 V while programming is in progress.

Resolution

This issue is resolved in data sheet revision 1.3 or later.

2.3 CP2112_E103 - No Enumeration if I2C Stuck Low

Description of Errata

The CP2112-F02 behaves as follows if its I2C data pin (SDA) is in the low logic state when the CP2112-F02 is reset or power-cycled. When this occurs:

- The CP2112-F02 will not enumerate as long as SDA remains low.
- The CP2112-F02 will enumerate when SDA becomes high. However, if SDA was low at reset or power-up, the device's I2C, GPIO, and SUSPEND pins will remain in the high-impedance state and cannot be driven low by the CP2112-F02. In this state, the device correctly reads the logic state of GPIO inputs.

Affected Conditions / Impacts

Systems that use the CP2112 where the data pin (SDA) could be stuck low while the CP2112 is resetting or starting up will not see the device enumerate properly. When this enumeration failure occurs and after SDA becomes a logic high, the CP2112 I2C, GPIO, and SUSPEND pins will not drive low as normal.

Workaround

Connecting an unused GPIO input to the SUSPEND pin allows the host to detect the state in which the CP2112-F02 outputs cannot be driven low (i.e. SDA was low at reset/powerup but has since gone high). After enumeration, the SUSPEND pin should be low while in Active Mode (i.e. not suspended). If the GPIO input indicates the SUSPEND pin is high during Active Mode, the host should reset the CP2112-F02 by calling the *HidSmbus_Reset* library function or by issuing HID Feature Request 0x01. If SDA is high at reset, the CP2112-F02 will then behave normally.

See AN495: CP2112 Interface Specification and AN496: CP2112 HID USB-to-SMBus API Specification for details on the CP2112 library function calls and interface specification. Application Notes can be found in Simplicity Studio in the Documentation area or on the website at www.silabs.com/interface-appnotes.

Resolution

This issue is resolved in revision F03 devices.

2.4 CP2112_E104 - Address Read Request with NAK

Description of Errata

If software issues an Addressed Read Request with an invalid address, the command is correctly NAKed after the address is sent. If this NACKed Address Read Request is followed with a regular Read Request, the CP2112 device correctly sends the ADDR, which is ACKed, and then starts to write the target address again, as if the Read Request is another Addressed Read Request.

Affected Conditions / Impacts

Systems switching between Addressed Read Requests and Read Requests may observe the Read Request treated like an Addressed Read Request if the previous Address Read Request is NACKed.

Workaround

For systems switching between Addressed Read Requests and Read Requests, ensure the Address Read Request uses a valid address that is ACKed.

Resolution

This issue is resolved in revision F03 devices.

2.5 CP2112_E105 - Occasional Double START on Read Request

Description of Errata

When using standard Read Requests, the device will occasionally send two STARTs when the clock rate is set to less than or equal to 100 kHz.

Affected Conditions / Impacts

Systems using standard Read Requests may see an occasional request with two STARTs.

Workaround

There is currently no workaround for this issue.

Resolution

This issue is resolved in revision F03 devices.

2.6 CP2112_E108 - Failure to Enumerate

Description of Errata

Devices can fail to enumerate properly on initial power on, after a device reset, or when connected to a USB port. In the case of a failure, the device will lock up until the next reset or power on reset. The failure rate is intermittent and will vary from device to device.

Affected Conditions / Impacts

The device can fail to enumerate on initial power on, after a device reset, or when connected to a USB port.

Workaround

There is currently no workaround for this issue.

Resolution

This issue is resolved in revision F03 devices.

3. Errata History

This section contains the errata history for CP2112 devices. The F03 revision will be available in Q1 of 2017.

For errata on latest revision, please refer to the beginning of this document. The device data sheet explains how to identify chip revision, either from package marking or electronically.

3.1 Errata History Summary

This tables lists all resolved errata for the CP2112.

Table 3.1. Errata History Status Summary

Errata #	Designator	Title/Problem	Workaround Exists	Affected Revision	Resolution
1	CP2112_E106	Addressed Read Format	No	F01	F02
2	CP2112_E107	Multimaster Applications	No	F01	F02

3.2 Detailed Errata Descriptions

3.2.1 CP2112_E106 - Addressed Read Format

Description of Errata

In F01 devices, addressed read requests are performed by issuing a start on the bus, followed by a slave address (write), logical address to read, stop, start, and slave address (read). These devices do not use a repeated start, which may be incompatible with some SMBus slaves.

Affected Conditions / Impacts

Systems using addressed reads may not be able to communicate with all SMBus slaves.

Workaround

There is currently no workaround for this issue.

Resolution

This issue is resolved in revision F02 devices.

3.2.2 CP2112_E107 - Multimaster Applications

Description of Errata

F01 devices can hold the SDA line low for approximately 3 ms if the Set SMBus Configuration command (Report ID 0x06) is received by one CP2112 master during the middle of a separate master device's transaction. A fix is implemented on F02 devices to eliminate this behavior.

Affected Conditions / Impacts

Systems with multiple SMBus masters including the CP2112 may experience communication issues.

Workaround

There is currently no workaround for this issue.

Resolution

This issue is resolved in revision F02 devices.

4. Revision History

4.1 Revision 0.3

February 1st, 2017

Updated the resolutions to CP2112_E101, CP2112_E103, CP2112_E104, and CP2112_E105.

Added CP2112_E106 and CP2112_E107 to document revision F01 device behaviors in the errata history.

4.2 Revision 0.2

November 11th, 2016


Added CP2112_E103, CP2112_E104, and CP2112_E105.

Updated the resolution for CP2112_E102.

4.3 Revision 0.1

April 17, 2015

Initial release.





loT Portfolio www.silabs.com/loT



SW/HWwww.silabs.com/simplicity



Quality www.silabs.com/quality



Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZRadio®, EZRadio®, EZRadio®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA