

P-Channel 12 V (D-S) MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	R _{DS(on)} (Ω) MAX.	Q _g (TYP.)				
	0.0190 at V _{GS} = -4.5 V	-10.2				
-12	0.0234 at V _{GS} = -2.5 V	-9.2	37 nC			
	0.0350 at V _{GS} = -1.8 V	-7.5				

MICRO FOOT® 1.6 x 1.6





Bump Side View

Marking Code: 8457
Ordering Information:

Si8457DB-T1-E1 (Lead (Pb)-free and Halogen-free)

FEATURES

 TrenchFET® p-channel Gen III and MICRO FOOT power MOSFET technology provide extremely low on-resistance per outline area



HALOGEN

FREE


RoHS COMPLIAN

- Ultra-small 1.6 mm x 1.6 mm maximum outline
- Ultra-thin 0.6 mm maximum height

 Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

Power management



P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS	T _A = 25 °C, unless	otherwise noted	d)	
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		V _{DS}	-12	V
Gate-Source Voltage		V _{GS}	± 8	
	T _A = 25 °C		-10.2 ^a	
Continuous Drain Current (T 150 °C)	T _A = 70 °C		-8.2 ^a	
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	I _D	-6.5 ^b	
	T _A = 70 °C		-5.2 ^b	A
Pulsed Drain Current (t = 100 μs)		I _{DM}	-25	
Continuous Source-Drain Diode Current	T _A = 25 °C		-2.3 ^a	
Continuous Source-Drain Diode Current	T _A = 25 °C	I _S	-0.92 ^b	
	T _A = 25 °C		2.7 ^a	
Maximum Dawar Dissipation	T _A = 70 °C	Б.	1.8 ^a	\A/
Maximum Power Dissipation	T _A = 25 °C	P _D	1.1 ^b	W
	T _A = 70 °C		0.73 ^b	
Operating Junction and Storage Temperature F	T _J , T _{stg}	-55 to 150		
Packago Poflow Conditions 6	V_{PR}		260	°C
Package Reflow Conditions ^c	IR / convection		260	

Notes

- a. Surface mounted on 1" x 1" FR4 board with full copper, t = 5 s.
- b. Surface mounted on 1" x 1" FR4 board with minimum copper, t = 5 s.
- c. Refer to IPC / JEDEC® (J-STD-020), no manual or hand soldering.
- d. In this document, any reference to case represents the body of the MICRO FOOT device and foot is the bump.
- e. Based on T_A = 25 °C.

THERMAL RESISTANCE RATINGS						
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT	
Maximum Junction-to-Ambient a,b	t = 5 s	R_{thJA}	35	45	°C/W	
Maximum Junction-to-Ambient c,d	t = 5 s	R_{thJA}	85	110	C/ VV	

Notes

- a. Surface mounted on 1" x 1" FR4 board with full copper, t = 5 s.
- b. Maximum under steady state conditions is 85 °C/W.
- c. Surface mounted on $1^{\frac{1}{2}} \times 1^{\frac{1}{2}}$ FR4 board with minimum copper, t = 5 s.
- d. Maximum under steady state conditions is 175 °C/W.


PARAMETER	unless otherwise noted) SYMBOL TEST CONDITIONS			TYP.	MAX.	UNIT	
Static	01111202	1201 001121110110	MIN.		1717 0 41		
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-12	-	_	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$		-	-5	-	mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = -250 μA	-	1.8	-		
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-0.4	-	-0.9	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$	=.	-	± 100	nA	
Z. o. Oale Veller - Poris O and		V _{DS} = -12 V, V _{GS} = 0 V	=.	-	-1		
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -12 V, V _{GS} = 0 V, T _J = 70 °C	-	-	-10	μA	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \le -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-5	-	-	Α	
	\	$V_{GS} = -4.5 \text{ V}, I_D = -3 \text{ A}$	-	0.0150	0.0190		
Drain-Source On-State Resistance a	R _{DS(on)}	$V_{GS} = -2.5 \text{ V}, I_D = -3 \text{ A}$	-	0.0190	0.0234	Ω	
		$V_{GS} = -1.8 \text{ V}, I_D = -1 \text{ A}$	-	0.0280	0.0350		
Forward Transconductance a	9 _{fs}	V _{DS} = -6 V, I _D = -3 A	=.	26	-	S	
Dynamic ^b					L	<u> </u>	
Input Capacitance	C _{iss}		-	2900	_	pF	
Output Capacitance	C _{oss}	$V_{DS} = -6 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	715	-		
Reverse Transfer Capacitance	C _{rss}		-	620	-		
Total Octa Oberma		$V_{DS} = -6 \text{ V}, V_{GS} = -8 \text{ V}, I_D = -3 \text{ A}$	-	62	93		
Total Gate Charge	Q_g		-	37	56		
Gate-Source Charge	Q_{gs}	$V_{DS} = -6 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = -3 \text{ A}$	-	4.2	-	nC	
Gate-Drain Charge	Q _{gd}		-	10	-		
Gate Resistance	R_g	V _{GS} = -0.1 V, f = 1 MHz	-	16	-	Ω	
Turn-On Delay Time	t _{d(on)}		-	27	50		
Rise Time	t _r	$V_{DD} = -6 \text{ V}, R_L = 2 \Omega$	-	60	120		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong -3 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 1 \Omega$	-	300	600		
Fall Time	t _f	-	-	210	420		
Turn-On Delay Time	t _{d(on)}		-	7	15	ns	
Rise Time	tr	$V_{DD} = -6 \text{ V}, R_L = 2 \Omega$	-	13	25		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong -3 \text{ A}, V_{GEN} = -8 \text{ V}, R_g = 1 \Omega$	-	400	800		
Fall Time	t _f		-	215	430		
Drain-Source Body Diode Characteris	tics			•			
Continuous Source-Drain Diode Current	Is	T _A = 25 °C	-	-	-2.3 ^c	^	
Pulse Diode Forward Current	I _{SM}		-	-	-25	Α	
Body Diode Voltage	V _{SD}	$I_S = -3 \text{ A}, V_{GS} = 0 \text{ V}$	-	-0.72	-1.2	V	
Body Diode Reverse Recovery Time	t _{rr}		-	240	480	ns	
Body Diode Reverse Recovery Charge	Q_{rr}	L 2 A dl/dt 100 A/: T 05 00	-	640	1280	nC	
Reverse Recovery Fall Time	ta	$I_F = -3 \text{ A, dI/dt} = 100 \text{ A/}\mu\text{s, T}_J = 25 ^{\circ}\text{C}$	-	93	-	,	
Reverse Recovery Rise Time	t _b		-	147	-	ns	

Notes


- a. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %.
- b. Guaranteed by design, not subject to production testing.
- c. Surface mounted on 1" \times 1" FR4 board with full copper, t = 5 s.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage





Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient








Power Derating


Notes

- When mounted on 1" x 1" FR4 with full copper.
- a. The power dissipation P_D is based on T_{J (max.)} = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.





Normalized Thermal Transient Impedance, Junction-to-Ambient (1" x 1" FR4 Board with Full Copper)





Normalized Thermal Transient Impedance, Junction-to-Ambient (1" x 1" FR4 Board with Minimum Copper)


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?64267.

MICRO FOOT®: 4-Bumps (1.6 mm x 1.6 mm, 0.8 mm Pitch, 0.290 mm Bump Height)


Mark on backside of die








Recommended land pattern





Notes

- 1. Bumps are 95.5/3.8/0.7 Sn/Ag/Cu.
- 2. Backside surface is coated with a Ti/Ni/Ag layer.
- 3. Non-solder mask defined copper landing pad.
- 4. Laser marks on the silicon die back.
- 5. "b1" is the diameter of the solderable substrate surface, defined by an opening in the solder resist layer solder mask defined.
- 6. is the location of pin 1

DIM.	MILLIMETERS			INCHES			
Dilvi.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.550	0.575	0.600	0.0217	0.0226	0.0236	
A1	0.260	0.275	0.290	0.0102	0.0108	0.0114	
A2	0.290	0.300	0.310	0.0114	0.0118	0.0122	
b	0.370	0.390	0.410	0.0146	0.0153	0.0161	
b1		0.300			0.0118		
е		0.800		0.0314			
s	0.360	0.380	0.400	0.0141	0.0150	0.0157	
D	1.520	1.560	1.600	0.0598	0.0614	0.0630	
E	1.520	1.560	1.600	0.0598	0.0614	0.0630	
K	0.155	0.185	0.215	0.0061	0.0073	0.0085	

Note

• Use millimeters as the primary measurement.

ECN: T15-0175-Rev. A, 27-Apr-15

DWG: 6038

Revision: 27-Apr-15 1 Document Number: 69378





PCB Design and Assembly Guidelines For MICRO FOOT® Products

Johnson Zhao

INTRODUCTION

Vishay Siliconix's MICRO FOOT product family is based on a wafer-level chip-scale packaging (WL-CSP) technology that implements a solder bump process to eliminate the need for an outer package to encase the silicon die. MICRO FOOT products include power MOSFETs, analog switches, and power ICs.

For battery powered compact devices, this new packaging technology reduces board space requirements, improves thermal performance, and mitigates the parasitic effect typical of leaded packaged products. For example, the 6-bump MICRO FOOT Si8902EDB common drain power MOSFET, which measures just 1.6 mm x 2.4 mm, achieves the same performance as TSSOP-8 devices in a footprint that is 80% smaller and with a 50% lower height profile (Figure 1). A MICRO FOOT analog switch, the 6-bump DG3000DB, offers low charge injection and 1.4 W on-resistance in a footprint measuring just 1.08 mm x 1.58 mm (Figure 2).

Vishay Siliconix MICRO FOOT products can be handled with the same process techniques used for high-volume assembly of packaged surface-mount devices. With proper attention to PCB and stencil design, the device will achieve reliable performance without underfill. The advantage of the device's small footprint and short thermal path make it an ideal option for space-constrained applications in portable devices such as battery packs, PDAs, cellular phones, and notebook computers.

This application note discusses the mechanical design and reliability of MICRO FOOT, and then provides guidelines for board layout, the assembly process, and the PCB rework process.




FIGURE 1. 3D View of MICRO FOOT Products Si8902DB and Si8900EDB




FIGURE 2. Outline of MICRO FOOT CSP & Analog Switch DG3000DB



TABLE 1 Main Parameters of Solder Bumps in MICRO FOOT Designs						
MICRO FOOT CSP Bump Material Bump Pitch* Bump Diameter* Bump Height*						
MICRO FOOT CSP MOSFET	5 0.11	0.8	0.37-0.41	0.26-0.29		
MICRO FOOT CSP Analog Switch	Eutectic Solder: 63Sm/37Pb	0.5	0.18-0.25	0.14-0.19		
MICRO FOOT UCSP Analog Switch		0.5	0.32-0.34	0.21-0.24		


^{*} All measurements in millimeters

MICRO FOOT'S DESIGN AND RELIABILITY

As a mechanical, electrical, and thermal connection between the device and PCB, the solder bumps of MICRO FOOT products are mounted on the top active surface of the die. Table 1 shows the main parameters for solder bumps used in MICRO FOOT products. A silicon nitride passivation layer is applied to the active area as the last masking process in fabrication, ensuring that the device passes the pressure pot test. A green laser is used to mark the backside of the die without damaging it. Reliability results for MICRO FOOT products mounted on a FR-4 board without underfill are shown in Table 2.

TABLE 2 MICRO FOOT Reliability Results				
Test Condition C: -65° to 150°C	>500 Cycles			
Test condition B: −40° to 125°C	>1000 Cycles			
121°C @ 15PSI 100% Humidity Test	96 Hours			

The main failure mechanism associated with wafer-level chip-scale packaging is fatigue of the solder joint. The results shown in Table 2 demonstrate that a high level of reliability can be achieved with proper board design and assembly techniques.



BOARD LAYOUT GUIDELINES

Board materials. Vishay Siliconix MICRO FOOT products are designed to be reliable on most board types, including organic boards such as FR-4 or polyamide boards. The package qualification information is based on the test on 0.5-oz. FR-4 and polyamide boards with NSMD pad design.

Land patterns. Two types of land patterns are used for surface-mount packages. Solder mask defined (SMD) pads have a solder mask opening smaller than the metal pad (Figure 3), whereas on-solder mask defined (NSMD) pads have a metal pad smaller than the solder-mask opening (Figure 4).

NSMD is recommended for copper etch processes, since it provides a higher level of control compared to SMD etch processes. A small-size NSMD pad definition provides more area (both lateral and vertical) for soldering and more room for escape routing on the PCB. By contrast, SMD pad definition introduces a stress -concentration point near the solder mask on the PCB side that may result in solder joint cracking under extreme fatigue conditions.

Copper pads should be finished with an organic solderability preservative (OSP) coating. For electroplated nickel-immersion gold finish pads, the gold thickness must be less than 0.5 μ m to avoid solder joint embrittlement.




FIGURE 4. NSMD

www.vishay.com Document Number: 71990



Board pad design. The landing-pad size for MICRO FOOT products is determined by the bump pitch as shown in Table 3. The pad pattern is circular to ensure a symmetric, barrel-shaped solder bump.

TABLE 3 Dimensions of Copper Pad and Solder Mask Opening in PCB and Stencil Aperture					
Pitch Copper Pad Solder Mask Stencil Aperture					
0.80 mm	0.30 ± 0.01 mm	0.41 ± 0.01 mm	0.33 ± 0.01 mm in ciircle aperture		
0.50 mm	0.17 ± 0.01 mm	0.27 ± 0.01 mm	0.30 ± 0.01 mm in square aperture		

ASSEMBLY PROCESS

MICRO FOOT products' surface-mount-assembly operations include solder paste printing, component placement, and solder reflow as shown in the process flow chart (Figure 5).



FIGURE 5. SMT Assembly Process Flow

Stencil design. Stencil design is the key to ensuring maximum solder paste deposition without compromising the assembly yield from solder joint defects (such as bridging and extraneous solder spheres). The stencil aperture is dependent on the copper pad size, the solder mask opening, and the quantity of solder paste.

In MICRO FOOT products, the stencil is 0.125-mm (5-mils) thick. The recommended apertures are shown in Table 3 and are fabricated by laser cut.

Solder-paste printing. The solder-paste printing process involves transferring solder paste through pre-defined apertures via application of pressure.

In MICRO FOOT products, the solder paste used is UP78 No-clean eutectic 63 Sn/37Pb type3 or finer solder paste.

Chip pick-and-placement. MICRO FOOT products can be picked and placed with standard pick-and-place equipment. The recommended pick-and-place force is 150 g. Though the part will self-center during solder reflow, the maximum placement offset is 0.02 mm.

Reflow Process. MICRO FOOT products can be assembled using standard SMT reflow processes. Similar to any other package, the thermal profile at specific board locations must be determined. Nitrogen purge is recommended during reflow operation. Figure 6 shows a typical reflow profile.




FIGURE 6. Reflow Profile

PCB REWORK

To replace MICRO FOOT products on PCB, the rework procedure is much like the rework process for a standard BGA or CSP, as long as the rework process duplicates the original reflow profile. The key steps are as follows:

- Remove the MICRO FOOT device using a convection nozzle to create localized heating similar to the original reflow profile. Preheat from the bottom.
- Once the nozzle temperature is +190°C, use tweezers to remove the part to be replaced.
- Resurface the pads using a temperature-controlled soldering iron.
- Apply gel flux to the pad.
- Use a vacuum needle pick-up tip to pick up the replacement part, and use a placement jig to placed it accurately.
- Reflow the part using the same convection nozzle, and preheat from the bottom, matching the original reflow profile.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000