



### **General Description**

The MAX5753/MAX5754/MAX5755 are 32-channel, 14bit, voltage-output, digital-to-analog converters (DACs). All devices accept a 3V external reference input. The devices include an internal offset DAC that allows all the outputs to be offset and a ground-sensing function, allowing output voltages to be referenced to a remote ground.

A 33MHz SPITM-/QSPITM-/MICROWIRETM- and digital signal processor (DSP)-compatible serial interface controls the MAX5753/MAX5754/MAX5755. Each DAC has a double-buffered input structure that helps minimize the digital noise feedthrough from the digital inputs to the outputs, and allows for synchronous or asynchronous updating of the outputs. The MAX5753/MAX5754/MAX5755 also provide a DOUT that allows for read-back or daisy chaining multiple devices. The devices provide separate power inputs for the analog and digital sections and provide separate power inputs for the output buffer amplifiers. The MAX5753/MAX5754/MAX5755 include proprietary deglitch circuits to prevent output glitches at power-up and eliminate the need for power sequencing. The devices provide a software-shutdown mode to allow efficient power management. The MAX5753/MAX5754/MAX5755 consume 50µA of supply current in shutdown.

The MAX5753/MAX5754/MAX5755 provide buffered outputs that can drive  $10k\Omega$  in parallel with 100pF. The MAX5753 has a 0 to +10V range; the MAX5754 has a -2.5V to +7.5V range; the MAX5755 has a -5V to +5V range. The MAX5753/MAX5754/MAX5755 are available in 56-pin, 8mm x 8mm, thin QFN or 64-pin thin QFP packages and operate over the 0°C to +85°C temperature range.

### **Applications**

**Automatic Test Systems Optical Router Controls** Industrial Process Controls **Arbitrary Function Generators** Avionics Equipment Digital Offset/Gain Adjustment

SPI/QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

#### **Features**


- **Guaranteed Monotonic to 14 Bits**
- ♦ 32 Individual DACs in an 8mm x 8mm, 56-Pin, Thin QFN Package
- **♦ Three Output Voltage Ranges** 
  - 0 to +10V (MAX5753)
  - -2.5V to +7.5V (MAX5754)
  - -5V to +5V (MAX5755)
- ♦ Buffered Voltage Outputs Capable of Driving 10kΩ | 100pF
- ♦ Glitch-Free Power-Up
- ♦ SPI-/QSPI-/MICROWIRE-/DSP-Compatible 33MHz **Serial Interface**

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX5753UTN	0°C to +85°C	56 Thin QFN-EP**	T5688-3
MAX5753UCB*	0°C to +85°C	64 Thin QFP	C64-8
MAX5754UTN	0°C to +85°C	56 Thin QFN-EP**	T5688-3
MAX5754UCB*	0°C to +85°C	64 Thin QFP	C64-8
MAX5755UTN	0°C to +85°C	56 Thin QFN-EP**	T5688-3
MAX5755UCB*	0°C to +85°C	64 Thin QFP	C64-8

<sup>\*</sup>Future product—contact factory for availability.

### Pin Configurations



Maxim Integrated Products 1

<sup>\*\*</sup> $EP = Exposed paddle (internally connected to V_{SS}).$ 

#### **ABSOLUTE MAXIMUM RATINGS**

Vss to AGND, DGND6V to +0.3V
AV <sub>DD</sub> , DV <sub>DD</sub> to AGND, DGND, REFGND0.3V to +6V
AGND to DGND0.3V to +0.3V
REF to AGND, DGND,
REFGND0.3V to the lower of $(AV_{DD} + 0.3V)$ and +6V
REFGND to AGND0.3V to +0.3V
Digital Inputs to AGND, DGND,
REFGND0.3V to the lower of (DVDD + 0.3V) and +6V
DOUT to DGND0.3V to the lower of (DV <sub>DD</sub> + 0.3V) and +6V
OUT_ to $V_{SS}$ 0.3V to the lower of (AV <sub>CC</sub> + 0.3V) and +12V

AVCC to Vss, AGND, DGND, REFGND .....-0.3V to +12V

GS to AGND	1V to +1V
Maximum Current into REF	±10mA
Maximum Current into Any Pin	±50mA
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
Thin QFN (derate 31.3mW/°C above +70°C)	2.5W
Thin QFP (derate 25mW/°C above +70°C)	
Operating Temperature Range	0°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range65	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS—MAX5753 (0 to +10V Output Voltage Range)**

 $(AV_{CC} = +10.5V \text{ to } +11V \text{ (Note 1)}, AV_{DD} = 5V \pm 5\%, DV_{DD} = +2.7V \text{ to } AV_{DD}, V_{SS} = AGND = DGND = REFGND = GS = 0, V_{REF} = +3.0V, R_L = \infty$ ,  $C_L = 50pF$  referenced to ground,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS		,				1
Resolution	N		14			Bits
Integral Nonlinearity	INL	(Note 2)		±2	±4	LSB
Differential Nonlinearity	DNL	Guaranteed monotonic (Note 3)			±1	LSB
Zero-Scale Error	Vos	V <sub>SS</sub> = -0.5V, AV <sub>CC</sub> = +10V (Note 4)		±8	±40	mV
Full-Scale Error		(Note 4)		±8	±50	mV
Gain Error				±0.1	±0.5	%FSR
Gain Temperature Coefficient				20		ppm FSR/°C
DC Crosstalk		V <sub>SS</sub> = -0.5V, AV <sub>CC</sub> = +10V (Note 5)		50	250	μV
DYNAMIC CHARACTERISTICS						
Output-Voltage Settling Time		Full-scale change to ±0.5 LSB		20		μs
Voltage-Output Slew Rate				1		V/µs
Digital Feedthrough		(Note 6)		5		nV-s
Digital Crosstalk		(Note 7)		5		nV-s
Digital-to-Analog Glitch Impulse		Major carry transition		120		nV-s
DAC-to-DAC Crosstalk		(Note 8)		15		nV-s
Output Noise Spectral Density at 1kHz		Full-scale code		250		nV/√Hz
ANALOG OUTPUTS (OUT0 to OL	JT31)	•	•			
Output Voltage Range		V <sub>SS</sub> = -0.5V, AV <sub>CC</sub> = +10.5V	0		10	V
Resistive Load to Ground			10	50		kΩ

### ELECTRICAL CHARACTERISTICS—MAX5753 (0 to +10V Output Voltage Range) (continued)

 $(AV_{CC} = +10.5V \text{ to } +11V \text{ (Note 1)}, AV_{DD} = 5V \pm 5\%, DV_{DD} = +2.7V \text{ to } AV_{DD}, V_{SS} = AGND = DGND = REFGND = GS = 0, V_{REF} = +3.0V, R_L = \infty, C_L = 50pF \text{ referenced to ground, } T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ 

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
Capacitive Load to Ground					50	100	рF
DC Output Impedance					0.1		Ω
Short-Circuit Current		Sourcing, full-so to AGND	ale code, output connected		+5		mA
onor-orean ouren		Sinking, zero-sc to AV <sub>CC</sub>	ale code, output connected		-5		Ш
GROUND-SENSE ANALOG INPU	T (GS)						
Input Voltage Range	VGS	Relative to AGN	D	-0.5		+0.5	V
GS Gain	Ags			0.995	1.000	1.005	V/V
Input Resistance		-0.5V ≤ V <sub>GS</sub> ≤ +0	0.5V, V <sub>SS</sub> = -0.5V	70			kΩ
REFERENCE INPUT (REF)							
Input Resistance				1			МΩ
Reference Input Voltage Range	V <sub>REF</sub>	Referred to REF	GND	2.900	3.000	3.100	٧
DIGITAL INPUTS (CS, SCLK, DIN	, LDAC, CLI	R, DSP)					
		DV <sub>DD</sub> = +2.7V to	2 + 3 6\/	0.7 ×			
Input-Voltage High	VIH	DVDD = +2.7 V to +3.0V		$DV_DD$			V
		$DV_{DD} = +4.75V$	to +5.25V	2.4			
Input-Voltage Low	VIL					0.8	V
Input Capacitance	CIN				10		рF
Input Current	I <sub>IN</sub>	Digital inputs = 0	0 or DV <sub>DD</sub>			±1	μΑ
POWER REQUIREMENTS (AVCC,	V <sub>SS</sub> , AGNE	), AV <sub>DD</sub> , DV <sub>DD</sub> , D	GND)				
Output-Amplifier Positive Supply Voltage	AV <sub>CC</sub>			10.25		11.00	٧
Output-Amplifier Negative Supply Voltage	V <sub>SS</sub>			-0.5		0	٧
Output-Amplifier Supply Voltage Difference		AV <sub>CC</sub> - V <sub>SS</sub>				11	٧
Analog Supply Voltage	$AV_{DD}$			4.75		5.25	V
Digital Supply Voltage	DV <sub>DD</sub>			2.70		5.25	V
Analan Cunnly Current	۸۱	Vouto through \	/ <sub>OUT31</sub> = 0		10	15	mA
Analog Supply Current	AI <sub>DD</sub>	Software shutdo	wn		10		μΑ
Digital Cumply Current	Dlas	V <sub>IH</sub> = DV <sub>DD</sub> , V <sub>IL</sub> = 0, f <sub>SCLK</sub> = 20MHz			2.5	3.5	m ^
Digital Supply Current	DI <sub>DD</sub>	$V_{IH} = +2.4V$ , $V_{IL}$	$= +0.8V$ , $f_{SCLK} = 20MHz$		5	6.5	mA
Output-Amplifier Positive Supply	Alaa	Vouto through \	/ <sub>OUT31</sub> = 0		4	10	mA
Current	AICC	Software shutdo	wn		20		μΑ
Output-Amplifier Negative Supply	lee	V <sub>SS</sub> = -0.5V	$V_{OUT0}$ through $V_{OUT31} = 0$		-4	-10	mA
Current	I <sub>SS</sub>	v 550.5V	Software shutdown		-20		μΑ
Power-Supply Rejection Ratio	PSRR				-95		dB

### **ELECTRICAL CHARACTERISTICS—MAX5754 (-2.5V to +7.5V Output Voltage Range)**

(AV<sub>CC</sub> = +7.75V to +8.25V (Note 1), AV<sub>DD</sub> = +5V  $\pm$ 5%, DV<sub>DD</sub> = +2.7V to AV<sub>DD</sub>, V<sub>SS</sub> = -2.75V to -3.25V, AGND = DGND = REFGND = GS = 0, program the offset DAC to 1000 hex. V<sub>REF</sub> = +3.0V, R<sub>L</sub> =  $\infty$ , C<sub>L</sub>= 50pF referenced to ground, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS	- N					•
Resolution	N		14			Bits
Integral Nonlinearity	INL	(Note 2)		±2	±4	LSB
Differential Nonlinearity	DNL	Guaranteed monotonic (Note 3)			±1	LSB
Zero-Scale Error	Vos	V <sub>SS</sub> = -3.25V, AV <sub>CC</sub> = +7.75V (Note 4)		±8	±40	mV
Full-Scale Error		(Note 4)		±8	±50	mV
Gain Error				±0.1	±0.5	%FSR
Gain Temperature Coefficient				20		ppm FSR/°C
DC Crosstalk		V <sub>SS</sub> = -3.25V, AV <sub>CC</sub> = +7.75V (Note 4)		50	250	μV
DYNAMIC CHARACTERISTICS	•					
Output-Voltage Settling Time		Full-scale change to ±0.5 LSB		20		μs
Voltage-Output Slew Rate				1		V/µs
Digital Feedthrough		(Note 6)		5		nV-s
Digital Crosstalk		(Note 7)		5		nV-s
Digital-to-Analog Glitch Impulse		Major carry transition		120		nV-s
DAC-to-DAC Crosstalk		(Note 8)		15		nV-s
Output Noise Spectral Density at 1kHz		Full-scale code		250		nV/√Hz
ANALOG OUTPUTS (OUT0 to O	JT31)		<u>'</u>			•
Output Voltage Range		V <sub>SS</sub> = -2.75V, AV <sub>CC</sub> = +7.75V	-2.5		+7.5	V
Resistive Load to Ground			10	50		kΩ
Capacitive Load to Ground				50	100	рF
DC Output Impedance				0.1		Ω
Ohart Oireait Ourrest		Sourcing, full scale, output connected to AGND		+5		^
Short-Circuit Current		Sinking, zero scale, output connected to AVCC		-5		mA
GROUND-SENSE ANALOG INPL	IT (GS)					
Input Voltage Range	V <sub>GS</sub>	Relative to AGND	-0.5		+0.5	V
GS Gain	Ags		0.995	1.000	1.005	V/V
Input Resistance		$-0.5V \le V_{GS} \le +0.5V, V_{SS} = -0.5V$	70			kΩ
REFERENCE INPUT (REF)						
Input Resistance			1			MΩ
Reference Input Voltage Range	V <sub>REF</sub>	Referred to REFGND	2.900	3.000	3.100	V

. \_\_\_\_\_\_\_\_/NIXI/N

## ELECTRICAL CHARACTERISTICS—MAX5754 (-2.5V to +7.5V Output Voltage Range) (continued)

 $(AV_{CC} = +7.75V \text{ to } +8.25V \text{ (Note 1)}, AV_{DD} = +5V \pm 5\%, DV_{DD} = +2.7V \text{ to } AV_{DD}, V_{SS} = -2.75V \text{ to } -3.25V, AGND = DGND = REFGND = GS = 0, program the offset DAC to 1000 hex. } V_{REF} = +3.0V, R_L = \infty, C_L = 50pF \text{ referenced to ground, } T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.} Typical values are at <math>T_A = +25^{\circ}C.$ )

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS (CS, SCLK, DIN	, LDAC, CLI	R, DSP)					
Input-Voltage High	VIH	DV <sub>DD</sub> = +2.7V to	o +3.6V	0.7 × DV <sub>DD</sub>			V
		$DV_{DD} = +4.75V$	to +5.25V	2.4			
Input-Voltage Low	V <sub>IL</sub>					0.8	V
Input Capacitance	CIN				10		рF
Input Current	I <sub>IN</sub>	Digital inputs =	0 or DV <sub>DD</sub>			±1	μΑ
POWER REQUIREMENTS (AVCC,	V <sub>SS</sub> , AGNE	), AV <sub>DD</sub> , DV <sub>DD</sub> , D	GND)				
Output-Amplifier Positive Supply Voltage	AV <sub>CC</sub>			7.75		8.25	V
Output-Amplifier Negative Supply Voltage	V <sub>SS</sub>			-3.25		-2.50	V
Output-Amplifier Supply Voltage Difference		AV <sub>CC</sub> - V <sub>SS</sub>				11	V
Analog Supply Voltage	$AV_{DD}$			4.75		5.25	V
Digital Supply Voltage	$DV_DD$			2.70		5.25	V
Analog Cupply Current	A.1	Vouto through \	V <sub>OUT31</sub> = 0		10	15	mA
Analog Supply Current	Al <sub>DD</sub>	Software shutdo	wn		10		μΑ
Digital Cumply Current	Dina	$V_{IH} = DV_{DD}, V_{IL}$	$= 0$ , $f_{SCLK} = 20MHz$		2.5	3.5	mA
Digital Supply Current	DI <sub>DD</sub>	$V_{IH} = +2.4V$ , $V_{IL}$	$_{.}$ = +0.8V, f <sub>SCLK</sub> = 20MHz		5	6.5	IIIA
Output-Amplifier Positive Supply	Aloo	Vouto through \	$V_{OUT31} = 0$		4	10	mA
Current	Alcc	Software shutdo	wn		20		μA
Output-Amplifier Negative Supply	loo	V <sub>SS</sub> = -2.75V	$V_{OUT0}$ through $V_{OUT31} = 0$		-4	-10	mA
Current	I <sub>SS</sub>	VSS = -2.75V	Software shutdown		-20		μΑ
Power-Supply Rejection Ratio	PSRR				-95		dB

### **ELECTRICAL CHARACTERISTICS—MAX5755 (-5V to +5V Output Voltage Range)**

(AV<sub>CC</sub> = +5.25V to +5.5V (Note 1), AV<sub>DD</sub> = +5V ±5%, DV<sub>DD</sub> = +2.7V to AV<sub>DD</sub>, V<sub>SS</sub> = -5.25V to -5.5V, AGND = DGND = REFGND = GS = 0, program the offset DAC to 2000 hex.  $V_{REF}$  = +3.0V,  $R_L$  =  $\infty$ ,  $C_L$  = 50pF referenced to ground,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS						
Resolution	N		14			Bits
Integral Nonlinearity	INL	(Note 2)		±2	±4	LSB
Differential Nonlinearity	DNL	Guaranteed monotonic (Note 3)			±1	LSB
Zero-Scale Error	Vos	V <sub>SS</sub> = -5.25V, AV <sub>CC</sub> = +5.25V (Note 4)		±8	±40	mV
Full-Scale Error		(Note 4)		±8	±50	mV
Gain Error				±0.1	±0.5	%FSR
Gain Temperature Coefficient				20		ppm FSR/°C
DC Crosstalk		V <sub>SS</sub> = -5.75V, AV <sub>CC</sub> = +5.25V (Note 5)		50	250	μV
DYNAMIC CHARACTERISTICS	•					
Output-Voltage Settling Time		Full-scale change to ±0.5 LSB		20		μs
Voltage-Output Slew Rate				1		V/µs
Digital Feedthrough		(Note 6)		5		nV-s
Digital Crosstalk		(Note 7)		5		nV-s
Digital-to-Analog Glitch Impulse		Major carry transition		120		nV-s
DAC-to-DAC Crosstalk		(Note 8)		15		nV-s
Output Noise Spectral Density at 1kHz		Full-scale code		250		nV/√Hz
ANALOG OUTPUTS (OUT0 throu	gh OUT31)					
Output Voltage Range		$V_{SS} = -5.25V, AV_{CC} = +5.25V$	-5		+5	V
Resistive Load to Ground			10	50		kΩ
Capacitive Load to Ground				50	100	рF
DC Output Impedance				0.1		Ω
Short-Circuit Current		Sourcing, full scale, output connected to AGND		+5		mA
Short-Girealt Guirent		Sinking, zero scale, output connected to AVCC		-5		IIIA
GROUND-SENSE ANALOG INPU	T (GS)					
Input Voltage Range	V <sub>GS</sub>	Relative to AGND	-0.5		+0.5	V
GS Gain	Ags		0.995	1.000	1.005	V/V
Input Resistance		$-0.5V \le V_{GS} \le +0.5V, V_{SS} = -0.5V$	70			kΩ
REFERENCE INPUT (REF)						
Input Resistance			1			MΩ
Reference Input Voltage Range	V <sub>REF</sub>	Referred to REFGND	2.900	3.000	3.100	V

NIXIN

### ELECTRICAL CHARACTERISTICS—MAX5755 (-5V to +5V Output Voltage Range) (continued)

(AV<sub>CC</sub> = +5.25V to +5.5V (Note 1), AV<sub>DD</sub> = +5V  $\pm$ 5%, DV<sub>DD</sub> = +2.7V to AV<sub>DD</sub>, V<sub>SS</sub> = -5.25V to -5.5V, AGND = DGND = REFGND = GS = 0, program the offset DAC to 2000 hex. V<sub>REF</sub> = +3.0V, R<sub>L</sub> =  $\infty$ , C<sub>L</sub> = 50pF referenced to ground, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DIGITAL INPUTS (CS, SCLK, DIN,	LDAC, CLF	R, DSP)					
Input-Voltage High	VIH	DV <sub>DD</sub> = +2.7V to	o +3.6V	0.7 × DV <sub>DD</sub>			V
		$DV_{DD} = +4.75V$	to 5.25V	2.4			
Input-Voltage Low	V <sub>I</sub> L					0.8	V
Input Capacitance	CIN				10		рF
Input Current	I <sub>IN</sub>	Digital inputs =	0 or DV <sub>DD</sub>			±1	μΑ
POWER REQUIREMENTS (AVCC,	V <sub>SS</sub> , AGND	, AV <sub>DD</sub> , DV <sub>DD</sub> , D	GND)				
Output-Amplifier Positive Supply Voltage	AVCC			5.25		5.50	V
Output-Amplifier Negative Supply Voltage	V <sub>SS</sub>			-5.50		-4.75	V
Output-Amplifier Supply Voltage Difference		AV <sub>CC</sub> - V <sub>SS</sub>				11	V
Analog Supply Voltage	AV <sub>DD</sub>			5.25		5.25	V
Digital Supply Voltage	$DV_DD$			2.70		5.25	V
Analog Supply Current	Also	Vouto through \	V <sub>OUT31</sub> = 0		10	15	mA
Analog Supply Current	Al <sub>DD</sub>	Software shutdo	wn		10		μΑ
Digital Cumply Current	Disa	V <sub>IH</sub> = DV <sub>DD</sub> , V <sub>IL</sub> = 0, f <sub>SCLK</sub> = 20MHz			2.5	3.5	Λ
Digital Supply Current	DI <sub>DD</sub>	$V_{IH} = +2.4V$ , $V_{IL}$	$_{.}$ = +0.8V, f <sub>SCLK</sub> = 20MHz		5	6.5	mA
Output-Amplifier Positive Supply	Aloo	Vouto through \	V <sub>OUT31</sub> = 0		4	10	mA
Current	Alcc	Software shutdo	wn		20		μΑ
Output-Amplifier Negative Supply	loo	V <sub>SS</sub> = -0.5V	$V_{OUT0}$ through $V_{OUT31} = 0$		-4	-10	mA
Current	I <sub>SS</sub>	v55 = -0.5v	Software shutdown	·	-20		μΑ
Power-Supply Rejection Ratio	PSRR				-95		dB

- Note 1: AVCC should be at least 0.25V higher than the maximum output voltage required from the DAC.
- Note 2: Linearity guaranteed from code 512 to full scale and from (VSS + 0.3V) to (AVCC 0.3V).
- Note 3: DNL guaranteed over all codes for (V<sub>SS</sub> + 0.3V) to (AV<sub>CC</sub> 0.3V).
- Note 4: Zero-scale error is measured at code 0. Full-scale error is measured at code 3FFF hex.
- Note 5: DC crosstalk is the change in the output level of one DAC at zero or full scale in response to the full-scale output change of all other DACs.
- **Note 6:** Digital feedthrough is a measure of the impulse injected into the analog outputs from the digital control inputs when the device is not being written to. It is measured with a worst-case change on the digital inputs.
- Note 7: Digital crosstalk is the glitch impulse transferred to the output of one DAC at midscale while a full-scale code change is written into another DAC.
- **Note 8:** DAC-to-DAC crosstalk is the glitch impulse that appears at the output of one converter due to both the digital change and subsequent analog output change at another converter.

#### TIMING CHARACTERISTICS—DVDD = +4.75V to +5.25V

(Figures 2 and 3,  $AV_{DD}$  = +4.75V to +5.25V,  $DV_{DD}$  = +4.75V to +5.25V, AGND = DGND = REFGND = GS = 0,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Serial Clock Frequency	fSCLK		0		33	MHz
SCLK Pulse-Width High	tch		10			ns
SCLK Pulse-Width Low	tCL		10			ns
SCLK Fall to CS Fall Setup Time	tscs		6			ns
CS Fall to SCLK Fall Setup Time	tcss		5			ns
CS Rise to SCLK Fall	tCS1	At end of cycle in SPI mode only	15			ns
SCLK Fall to CS Rise Setup Time	tCS2		0			ns
DIN to SCLK Fall Setup Time	t <sub>DS</sub>		10			ns
DIN to SCLK Fall Hold Time	tDH		2			ns
SCLK Fall to DOUT Fall	tscl	Load capacitance = 20pF			20	ns
SCLK Fall to DOUT Rise	tsdh	Load capacitance = 20pF			20	ns
CS Pulse-Width High	tcspwh		50			ns
CS Pulse-Width Low	tcspwl		20			ns
LDAC Pulse-Width Low	tLDAC		20			ns
CLR Pulse-Width Low	tCLR		20			ns

### TIMING CHARACTERISTICS—DVDD = +2.7V to +5.25V


(Figures 2 and 3, AVDD = +4.75V to +5.25V, DVDD = +2.7V to +5.25V, AGND = DGND = REFGND = GS = 0,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Serial Clock Frequency	fsclk		0		25	MHz
SCLK Pulse-Width High	tсн		10			ns
SCLK Pulse-Width Low	t <sub>C</sub> L		10			ns
SCLK Fall to CS Fall Setup Time	tscs		10			ns
CS Fall to SCLK Fall Setup Time	tcss		10			ns
CS Rise to SCLK Fall	t <sub>CS1</sub>	At end of cycle in SPI mode only	18			ns
SCLK Fall to CS Rise Setup Time	tCS2		0			ns
DIN to SCLK Fall Setup Time	t <sub>DS</sub>		10			ns
DIN to SCLK Fall Hold Time	tDH		2			ns
SCLK Fall to DOUT Fall	tscl	Load capacitance = 20pF (Note 9)			35	ns
SCLK Fall to DOUT Rise	tsdh	Load capacitance = 20pF (Note 9)			35	ns
CS Pulse-Width High	tcspwh		50			ns
CS Pulse-Width Low	tCSPWL		20	•	•	ns
LDAC Pulse-Width Low	tLDAC		20			ns
CLR Pulse-Width Low	tCLR		20			ns

Note 9: The maximum clock frequency (fSCLK) is 10MHz in daisy-chain mode when DVDD < 4.75V.


### Typical Operating Characteristics


 $(AV_{CC} = +10.5V \pm 5\%, AV_{DD} = +5V \pm 5\%, DV_{DD} = +5V, V_{SS} = AGND = DGND = REFGND = GS = 0, V_{REF} = +3.000V, R_L = \infty, C_L = 50pF$  referenced to ground, output gain = 2.5,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ ).





### Typical Operating Characteristics (continued)


 $(AV_{CC} = +10.5V \pm 5\%, AV_{DD} = +5V \pm 5\%, DV_{DD} = +5V, V_{SS} = AGND = DGND = REFGND = GS = 0, V_{REF} = +3.000V, R_L = \infty, C_L = 50pF$  referenced to ground, output gain = 2.5,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25$ °C).














### Pin Description

PIN							
TQFN	TQFP	NAME	FUNCTION				
1, 42, 48	1, 48, 55	AVcc	Output Amplifier Positive Supply Input. Bypass to VSS with a 0.1µF capacitor.				
2	2	OUT9	DAC9 Buffered Analog Output Voltage				
3	3	OUT8	DAC8 Buffered Analog Output Voltage				
4	4	OUT7	DAC7 Buffered Analog Output Voltage				
5	5, 15–18, 33, 34, 49, 64	N.C.	No Connection. Internally connected. Do not make any connections to N.C.				
6	6	OUT6	DAC6 Buffered Analog Output Voltage				
7	7	OUT5	DAC5 Buffered Analog Output Voltage				
8	8	OUT4	DAC4 Buffered Analog Output Voltage				
9, 38	9, 44	AGND	Analog Ground				
10	10	OUT3	DAC3 Buffered Analog Output Voltage				
11, 28, 39	11, 32, 45	Vss	Output-Amplifier Negative-Supply Input				
12	12	OUT2	DAC2 Buffered Analog Output Voltage				
13	13	OUT1	DAC1 Buffered Analog Output Voltage				
14	14	OUT0	DAC0 Buffered Analog Output Voltage				
15	19	DSP	Digital Serial-Interface Select Input. Drive low for DSP interface mode. Drive high for SPI-interface mode.				
16	20	CS	Active-Low Digital Chip-Select Input				
17	21	DOUT	Digital Serial Data Output. Use DOUT to daisy chain and read the contents of the DAC registers.				
18	22	SCLK	Digital Serial Clock Input Clock				
19	23	DIN	Digital Serial Data Input				
20	24	DV <sub>DD</sub>	Digital Power-Supply Input. Bypass to DGND with a 0.1µF capacitor.				
21	25	DGND	Digital Ground				
22	26	LDAC	Active-Low Digital-Load DAC Input. Drive this asynchronous input low to transfer the contents of the input register to their respective DAC registers and set all DAC outputs accordingly.				
23	27	CLR	Active-Low Digital-Clear Input. Drive this asynchronous input low to clear the contents of the input and DAC registers and set all the DAC outputs to zero.				
24	28	GS	Ground-Sense Analog Input. Offsets the DAC amplifier outputs by ±0.5V to compensate for a remote system ground potential difference.				
25, 49	29, 56	REFGND	Reference Ground				
26	30	REF	Analog Reference Voltage Input				
27, 50	31, 57	$AV_{DD}$	Analog Power-Supply Input. Bypass to AGND with a 0.1µF capacitor.				
29	35	OUT31	DAC31 Buffered Analog Output Voltage				
30	36	OUT30	DAC30 Buffered Analog Output Voltage				
31	37	OUT29	DAC29 Buffered Analog Output Voltage				
32	38	OUT28	DAC28 Buffered Analog Output Voltage				

### \_\_\_\_Pin Description (continued)

F	PIN		FINATION
TQFN	TQFP	NAME	FUNCTION
33	39	OUT27	DAC27 Buffered Analog Output Voltage
34	40	OUT26	DAC26 Buffered Analog Output Voltage
35	41	OUT25	DAC25 Buffered Analog Output Voltage
36	42	OUT24	DAC24 Buffered Analog Output Voltage
37	43	OUT23	DAC23 Buffered Analog Output Voltage
40	46	OUT22	DAC22 Buffered Analog Output Voltage
41	47	OUT21	DAC21 Buffered Analog Output Voltage
43	50	OUT20	DAC20 Buffered Analog Output Voltage
44	51	OUT19	DAC19 Buffered Analog Output Voltage
45	52	OUT18	DAC18 Buffered Analog Output Voltage
46	53	OUT17	DAC17 Buffered Analog Output Voltage
47	54	OUT16	DAC16 Buffered Analog Output Voltage
51	58	OUT15	DAC15 Buffered Analog Output Voltage
52	59	OUT14	DAC14 Buffered Analog Output Voltage
53	60	OUT13	DAC13 Buffered Analog Output Voltage
54	61	OUT12	DAC12 Buffered Analog Output Voltage
55	62	OUT11	DAC11 Buffered Analog Output Voltage
56	63	OUT10	DAC10 Buffered Analog Output Voltage
_	_	EP	Exposed Paddle. Internally connected to Vss. Connect externally to a metal pad for thermal dissipation.




Figure 1. Functional Diagram

### **Detailed Description**

The MAX5753/MAX5754/MAX5755 are 32-channel, 14-bit, voltage-output DACs (Figure 1). The devices accept a 3V external reference input at REF. An internal offset DAC allows all outputs to be offset (see Table 1). The devices provide a ground-sensing function that allows the output voltages to be referenced to a remote ground.

A 33MHz SPI-/QSPI-/MICROWIRE-/DSP-compatible serial interface controls the MAX5753/MAX5754/MAX5755 (Figure 2). Each DAC includes a double-buffered input structure to minimize the digital noise feedthrough from the digital inputs to the outputs, and allows for synchronous or asynchronous updating of the outputs. The two buffers are organized as an input register followed by a DAC register that stores the contents of the output. Input registers update the DAC registers independently or simultaneously with a single software or hardware command. The MAX5753/MAX5754/MAX5755 also have a DOUT that allows for read-back or daisy chaining multiple devices.

The MAX5753/MAX5754/MAX5755 analog and digital sections have separate power inputs. Separate power inputs are also provided for the output buffer amplifiers. Proprietary deglitch circuits prevent output glitches at power-up and eliminate the need for power sequencing. A software-shutdown mode allows efficient power management. The MAX5753/MAX5754/MAX5755 consume 50µA of supply current in shutdown.

All DACs provide buffered outputs that can drive 10k $\Omega$  in parallel with 100pF. The MAX5753 has a 0 to +10V out-

put range; the MAX5754 has a -2.5V to +7.5V output range; and the MAX5755 has a -5V to +5V output range.

#### **External Reference Input (REF)**

The REF voltage sets the full-scale output voltage for all 32 DACs. REF accepts a +3V ±3% input. Reference voltages outside these limits can result in a degradation of device performance.

REF is a buffered input. The typical input impedance is  $10M\Omega$ , and it does not vary with code. Use a high-accuracy, low-noise voltage reference such as the MAX6126AASA30 (3ppm/°C temp drift and 0.02% initial accuracy) to improve static accuracy. REF does not accept AC signals.

#### **Ground Sense (GS)**

The MAX5753/MAX5754/MAX5755 include a GS that allows the output voltages to be referenced to a remote ground. The GS input voltage range (V<sub>GS</sub>) is -0.5V to +0.5V. V<sub>GS</sub> is added to the output voltage with unity gain. The resulting output voltage must be within the valid output-voltage range set by the power supplies. See the *Output Amplifiers (OUTO-OUT31)* section for the effect of the GS inputs on the DAC outputs.

#### Offset DAC

The MAX5753/MAX5754/MAX5755 feature an offset DAC that determines the output voltage range. While each part number has an output voltage range associated with it, it is the offset DAC that determines the endpoint voltages of the range. Table 1 shows the offset DAC code required during power-up.




Figure 2. Serial-Interface Timing

Table 1. Offset DAC Codes

PART	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	S1	S0
MAX5753	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MAX5754	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MAX5755	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Note: For the MAX5753/MAX5754/MAX5755, the maximum code for the offset DAC is 10000.

**Note:** The offset DAC of every device can be programmed with any of the three output voltage ranges. However, the specifications in the *Electrical Characteristics* are only guaranteed (production tested) for the offset code associated with each particular part number. For example, the MAX5754 specifications are only valid with the MAX5754 offset-DAC code shown in Table 1.

The offset DAC is summed with GS (Figure 1). The offset DAC can also cancel the offset of the output buffers. Any change in the offset DAC affects all 32 DACs.

The offset DAC is also configured identically to the other 32 DACs with an input and DAC register. Write to the offset DAC through the serial interface by using control bits C2, C1, and C0 = 001 followed by the data bits D13–D0 and S1 and S0. The  $\overline{\text{CLR}}$  command affects the offset DAC as well as the other DACs.

The data format for the offset DAC codes are: control bits C2, C1, and C0 = 011, address bits A5–A0 = 100000, 7 don't-care bits, 14 data bits, and 2 empty bits; S1 and S0. Set S1 and S0 to zero.

#### Output Amplifiers (OUT0-OUT31)

All DAC outputs are internally buffered. The internal buffers provide gain, improved load regulation, and transition glitch suppression for the DAC outputs. The output buffers slew at 1V/µs and can drive  $10 k\Omega$  in parallel with 100pF. The output buffers are powered by AV $_{\rm CC}$  and Vss. AV $_{\rm CC}$  and Vss determine the maximum output voltage range of the device.

**Table 2. Serial Data Format** 

CONTROL BITS	ADDRESS BITS	DON'T- CARE BITS	DATA BITS*		
C2, C1, AND C0	A5-A0	_	D13-D0, S1 AND S0		
011	100000	XXXXXXX	See Table 1		

<sup>\*</sup>S1 and S0 are empty bits—set to zero.

The input code, the voltage reference, the offset DAC output, the voltage on GS, and the gain of the output amplifier determine the output voltage. Calculate V<sub>OUT</sub> as follows:

$$V_{OUT} = \frac{GAIN \times V_{REF} \times (DAC \text{ code - offset DAC code})}{2^{14}} + V_{GS}$$

where GAIN = 10/3 for the MAX5753/MAX5754/MAX5755.

#### Load-DAC (LDAC) Input

The MAX5753/MAX5754/MAX5755 feature an active-low LDAC logic input that allows the outputs OUT\_ to update asynchronously. Keep  $\overline{\text{LDAC}}$  high during normal operation (when the device is controlled only through the serial interface). Drive  $\overline{\text{LDAC}}$  low to simultaneously update all DAC outputs with data from their respective input registers. Figure 3 shows the  $\overline{\text{LDAC}}$  timing with respect to OUT\_.

A software command can also activate the LDAC operation. To activate LDAC by software, set control bits




Figure 3. LDAC Timing

C2, C1, and C0 = 010, address bits A5-A0 = 1111111, and all data bits to don't care. See Table 3 for the data format. This operation updates all DAC outputs.

Note: The software load DAC does not affect the offset DAC.

### Clear (CLR)

The MAX5753/MAX5754/MAX5755 feature an active-low CLR logic input that sets all channels including the offset DAC to 0V (code 0000 hex). The offset DAC needs to be reprogrammed after CLR is asserted. Driving CLR low clears the contents of both the input and DAC registers. The serial interface can also issue a software clear command. Setting the control bits C2, C1, and C0 = 111 (Table 4) performs the same function as driving logic-input CLR low. Table 4 shows the clear-data format for the software-controlled clear command. This register-reset process cannot be interrupted. All serial input data is ignored until the entire reset process is complete.

#### **Table 3. Load-DAC Data Format**

CONTROL BITS	ADDRESS BITS	DON'T- CARE BITS	DATA BITS*		
C2, C1, AND C0	A5-A0	_	D13-D0, S1 AND S0		
010	111111	XXXXXXX	XXXXXXXXXXXXXXX		

<sup>\*</sup>S1 and S0 are empty bits—set to zero.

#### **Table 4. Clear-Data Format**

CONTROL BITS	ADDRESS BITS	DON'T- CARE BITS	DATA BITS*				
C2, C1, AND C0	A5-A0	_	D13–D0, S1 AND S0				
111	See table	XXXXXXX	XXXXXXXXXXXXXXX				

<sup>\*</sup>S1 and S0 are empty bits—set to zero.

#### Table 5. Serial-Data Format

CONTROL BITS	ADDRESS BITS	DON'T- CARE BITS	DATA BITS*
MSB			LSB
C2, C1, and C0	A5-A0	XXXXXXX	D13-D0, S1 and S0

<sup>\*</sup>S1 and S0 are empty bits—set to zero.

#### Serial Interface

A 3-wire SPI-/QSPI-/MICROWIRE-/DSP-compatible serial interface controls the MAX5753/MAX5754/MAX5755. The interface requires a 32-bit command word to control the device. The command word consists of 3 control bits, 6 address bits, 7 don't-care bits, 14 data bits, and S1 and S0 (don't-care bits). Table 5 shows the general serial-data format. The control bits control various write and read commands as well as the load DAC and clear commands. Table 6 shows the control-bit functions. The address bits select the register(s) to be written. Table 7 shows the address functions. The data bits control the value of the DAC outputs.

#### **Table 6. Control-Bit Functions**

	NTR BITS	-	CONTROL-BIT DESCRIPTION
C2	C1	CO	
0	0	0	No operation (NOP); no internal registers change state. The NOP command can be passed to DOUT depending on the state of the configuration register. Address bits A5–A0 and data bits D13–D0 are ignored.
0	0	1	Loads D13–D0 into the input register(s) for the selected address. Depending on the address bits, this command could write to:  The configuration register (A[5:0] = 100001)  One of the input registers of the 32 DAC channels  All 32 DAC input registers (A[5:0] = 111111)  The offset DAC input register (A[5:0] = 100000)
0	1	0	Loads DAC register(s) from the input register(s). Depending on the address bits, this command can update one or all of the DAC registers from the stored input register value(s). Data bits D13–D0 are ignored.
0	1	1	Write-through; loads D13–D0 into the input and DAC registers, depending on the address bits.
1	0	0	Read command; depending on the address bits, one of the DAC-register values or the configuration-register value may be read back through DOUT. Data bits D13–D0 are ignored.
1	0	1	Reserved for internal testing; do not use.
1	1	0	Reserved for internal testing; do not use.
1	1	1	Clear register(s); depending on the address bits, one or all registers (except the offset-DAC registers) are cleared to zero. Data bits D13–D0 are ignored.

**Table 7. Address-Bit Functions** 

	AD	DRE	SS B	ITS		
<b>A</b> 5	<b>A</b> 4	А3	<b>A2</b>	<b>A</b> 1	Α0	CONTROL FUNCTION
0	0	0	0	0	0	DAC0
0	0	0	0	0	1	DAC1
0	0	0	0	1	0	DAC2
0	0	0	0	1	1	DAC3
0	0	0	1	0	0	DAC4
0	0	0	1	0	1	DAC5
0	0	0	1	1	0	DAC6
0	0	0	1	1	1	DAC7
0	0	1	0	0	0	DAC8
0	0	1	0	0	1	DAC9
0	0	1	0	1	0	DAC10
0	0	1	0	1	1	DAC11
0	0	1	1	0	0	DAC12
0	0	1	1	0	1	DAC13
0	0	1	1	1	0	DAC14
0	0	1	1	1	1	DAC15
0	1	0	0	0	0	DAC16
0	1	0	0	0	1	DAC17
0	1	0	0	1	0	DAC18
0	1	0	0	1	1	DAC19
0	1	0	1	0	0	DAC20
0	1	0	1	0	1	DAC21
0	1	0	1	1	0	DAC22
0	1	0	1	1	1	DAC23
0	1	1	0	0	0	DAC24
0	1	1	0	0	1	DAC25
0	1	1	0	1	0	DAC26
0	1	1	0	1	1	DAC27
0	1	1	1	0	0	DAC28
0	1	1	1	0	1	DAC29
0	1	1	1	1	0	DAC30
0	1	1	1	1	1	DAC31
1	0	0	0	0	0	Offset DAC
1	0	0	0	0	1	Configuration register; control bits C2, C1, and C0 = 010 and C2, C1, and C0 = 011 set the error flag in the configuration register. Do not use these control bits with these address bits.

	AD	DRE	SS B	ITS		CONTROL FUNCTION
A5	<b>A</b> 4	А3	<b>A2</b>	<b>A</b> 1	A0	CONTROL FUNCTION
1	0	0	0	1	0	Command reserved; do not use.
1	0	0	0	1	1	Command reserved; do not use.
1	0	0	1	0	0	Command reserved; do not use.
1	0	0	1	0	1	Command reserved; do not use.
1	0	0	1	1	0	Command reserved; do not use.
1	0	0	1	1	1	Command reserved; do not use.
1	0	1	0	0	0	Command reserved; do not use.
1	0	1	0	0	1	Command reserved; do not use.
1	0	1	0	1	0	Command reserved; do not use.
1	0	1	0	1	1	Command reserved; do not use.
1	0	1	1	0	0	Command reserved; do not use.
1	0	1	1	0	1	Command reserved; do not use.
1	0	1	1	1	0	Command reserved; do not use.
1	0	1	1	1	1	Command reserved; do not use.
1	1	0	0	0	0	Command reserved; do not use.
1	1	0	0	0	1	Command reserved; do not use.
1	1	0	0	1	0	Command reserved; do not use.
1	1	0	0	1	1	Command reserved; do not use.
1	1	0	1	0	0	Command reserved; do not use.
1	1	0	1	0	1	Command reserved; do not use.
1	1	0	1	1	0	Command reserved; do not use.
1	1	0	1	1	1	Command reserved; do not use.
1	1	1	0	0	0	Command reserved; do not use.
1	1	1	0	0	1	Command reserved; do not use.
1	1	1	0	1	0	Command reserved; do not use.
1	1	1	0	1	1	Command reserved; do not use.
1	1	1	1	0	0	Command reserved; do not use.
1	1	1	1	0	1	Command reserved; do not use.
1	1	1	1	1	0	Command reserved; do not use.
1	1	1	1	1	1	All channels (DAC31-DAC0); used for write commands only. Read commands cannot be used with these address bits.

### **Table 8. Configuration-Register Data Format**

							16 DAT	A BITS							
D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	S1	S0
ERRF	SING	GLT	DT	SHDN	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х

X = Don't care.

### **Table 9. Configuration-Register Commands**

DATA BIT	NAME	DESCRIPTION
D13	ERRF	Error flag; ERRF goes logic-high when an invalid command is attempted. ERRF is cleared each time the configuration register is read back to DOUT. Clear-register commands C2, C1, and C0 = 111 resets ERRF. Conditions that trigger ERRF include:  Attempted read of address bits A5–A0 = 111111 (all 32 DACs)  Access to reserved addresses  Access to the configuration register (address bits A5–A0 = 100001 when used with control bits C2, C1, and C0 = 010 and 011)  Default is logic-low (no error flags); ERRF is read only.
D12	SING	Single device; SING determines the manner in which data is output to DOUT. A logic-high sets the device to operate in stand-alone mode or in parallel; only the 16 data bits are output to DOUT. A logic-low sets the device to operate in a daisy chain of devices. In this case, the entire 32-bit command word is output to DOUT.  Default is logic-low (daisy-chain mode); SING is read/write.
D11	GLT	Glitch-suppression enable; the MAX5753/MAX5754/MAX5755 feature glitch-suppression circuitry on the analog outputs that minimizes the output glitch during a major carry transition. A logic-low disables the internal glitch-suppression circuitry, which improves settling time. A logic-high enables glitch-suppression, suppressing up to 120nV-s glitch impulse on the DAC outputs. Default is logic-low (glitch suppression disabled); GLT is read/write.
D10	DT	Digital output enable; a logic-low enables DOUT. A logic-high disables DOUT. Disabling DOUT reduces power consumption and digital noise feedthrough to the DAC outputs from the DOUT output buffer.  Default is logic-low (DOUT enabled); DT is read/write.
D9	SHDN	Shutdown; a logic-high shuts down all 32 DACs. The logic interface remains active, and the data is retained in the input and DAC registers. Read/write operations can be performed while the device is disabled; however, no changes can occur at the device outputs. A logic-low powers up all 32 DACs if the device was previously in shutdown. Upon waking up, the DAC outputs return to the last stored value in the DAC registers. Default is logic-low (normal operation); SHDN is read/write.
D8 and D7, S1 and S0	Х	Don't care.

#### DSP Mode (DSP)

The MAX5753/MAX5754/MAX5755 provide a hardware-selectable DSP-interface mode. DSP mode, when active, allows chip select ( $\overline{CS}$ ) to go high before the entire 32-bit command word is clocked in. The active-low  $\overline{DSP}$  logic input selects microcontroller ( $\mu$ C)- or DSP-interface mode. Drive  $\overline{DSP}$  low for DSP-interface mode. Drive  $\overline{DSP}$  high for  $\mu$ C-interface mode. Figure 2 illustrates serial timing for both  $\mu$ C- and DSP-interface modes.

#### Configuration Register

The configuration register controls the advanced features of the MAX5753/MAX5754/MAX5755. Write to the configuration register by setting control bits C2, C1, and C0 = 001 and address bits A5–A0 = 100001. Table 8 shows the configuration-register data format for the D15–D0 data bits. Table 9 shows the commands controlled by the configuration register.

18 \_\_\_\_\_\_ /VI/XI/M

#### SING

When SING = 0 (default power-up mode), the device is in daisy-chain mode. DOUT follows DIN after 32 clock cycles. For the read command, DOUT provides the read data in the next cycle following CS rising edge. The 14 data bits and S1 and S0 of the previous command word are clocked out on the last 16 clock cycles of the current command word.

When SING = 1, the device is in stand-alone mode. To reduce the time it takes to read data out, the read data is provided at DOUT as the 14 data bits and S1 and S0 of the current command are clocked in. The device acts on an incoming command word independent of the rising edge of  $\overline{\text{CS}}$ .

#### **Daisy-Chain Operation**

Any number of the MAX5753/MAX5754/MAX5755 devices can be daisy chained by connecting the DOUT of one device to the DIN of another device in a chain. All devices must be in SING = 0 mode. Connecting the  $\overline{\text{CS}}$  inputs of all devices together eliminates the need to issue NOP commands to devices early in the chain (see Figure 4). The maximum clock frequency (fSCLK) is 10MHz when DVDD < +4.75V.

#### Data Readback

The contents of the MAX5753/MAX5754/MAX5755 DAC and configuration registers can be read on DOUT by issuing a read-data command. Setting control bits C2, C1, and C0 = 100, puts the device in read-data mode. The address bits select the register to be read. The contents of the register (14 data bits and S1 and S0) are clocked out at DOUT. The output-data format




Figure 4. Daisy-Chain Configuration

depends on the status of  $\overline{DSP}$  and SING. Table 10 shows the manner in which data is written to DOUT. Note that when the device is in DSP mode ( $\overline{DSP} = 0$ ), only the 14-bit data and S1 and S0 of the selected register is written to DOUT.

### Table 10. Read-Data Modes with SING and DSP Controls

DSP	SING	CONFIGURATION DESCRIPTION	READ DATA AT DOUT
0	0	Stand alone	DOUT provides the 16 data bits from the previous command word. Data appears at DOUT on the last 16 clock edges of the current command word. See Figure 7.
0	1	Stand alone	DOUT provides the 16 data bits from the current command word. Data appears at DOUT on the last 16 clock edges of the current command word. See Figure 7.
1	0	Daisy chain	Data on DOUT follows the current command word after 32 clock cycles. For read commands, the read data from the previous command word appears at DOUT on the last 16 clock edges of the current command word. See Figure 4.
1	1	Multiple DOUTs connected in parallel (not daisy chained)	DOUT provides the 16 data bits from the current command word. Data appears at DOUT on the last 16 clock edges of the current command word. For read commands, the read data from the current command word appears at DOUT on the last 16 clock edges of the current command word. See Figures 8 and 9.




Figure 5. Example 1 of a Daisy-Chain Data Sequence




Figure 6. Example 2 of a Daisy-Chain Data Sequence




Figure 7. Stand-Alone Configuration




Figure 8. Example of a Parallel Configuration with Read-Back

#### Read-Data Format

The MAX5753/MAX5754/MAX5755 support daisy-chain connections of multiple devices. The default (power-up) configuration for the MAX5753/MAX5754/MAX5755 assumes that the device may be part of a daisy chain of devices. DOUT follows DIN after 32 clock cycles. For a read command, DOUT provides read data (instead of the data value shifted in) in the next cycle following a  $\overline{\text{CS}}$  rising edge. Figures 5 and 6 show examples of daisy-chain data sequences.

#### **Shutdown Mode**

The MAX5753/MAX5754/MAX5755 feature a software-controlled low-power shutdown mode. When bit 9 of the configuration register is a logic high, the analog section of the device is disabled, and the outputs go high impedance. In shutdown, supply current is reduced to  $50\mu A$ . Data stored in the DAC and input registers is retained, and the device outputs return to their previous values when the device is brought out of shutdown. The serial interface remains active while the device is in shutdown.

#### **Power-Up State**

The MAX5753/MAX5754/MAX5755 monitor the four power supplies and maintain the output buffers in a known state until sufficient voltage is available to ensure that no output glitches occur. Once the minimum voltage threshold has been passed, the device outputs come up in the clear state (all outputs = 0). For proper power sequencing, Vss must be applied first. Power sequencing is not necessary if Vss is connected to AGND.




Figure 9. Read Data Timing When Not Daisy-Chained




Figure 10. MEMS Mirror Control

### Applications Information

#### **MEMS Micromirror Control**

The MAX5753 is a highly integrated 32-channel DAC available in the smallest footprint, making this device ideal for optical MEMS mirror control (Figure 10). A high-resolution DAC forms the core analog block for controlling the X and Y position of the mirror. As the density of the optical cross-connects increases, the number of DAC channels also increases. By offering this high resolution and great density, the MAX5753 improves performance and reduces the board footprint.

## Automatic Test Equipment (ATE) Applications

The MAX5754 includes many features suited for ATE applications. The device is the most compact level-setting solution available for high-density pin electronics boards. The MAX5754 provides a -2.5V to +7.5V output voltage range (required by most ATE applications).

The offset DAC simultaneously adjusts the voltage range of all 32 DACs, allowing optimization to the application. The remote-sense feature allows the pin electronic voltages to be referenced to the ground potential at the DUT site.

The pipelined register architecture allows all 32 DACs to be updated simultaneously. This is valuable during test setups, as all values in the tester can be set and then updated in unison with a single command. This feature can be accessed through the serial port or the  $\overline{\text{LDAC}}$  input.

The low output noise of the MAX5754 allows direct connection to the pin electronics, eliminating the cost and PC board area of external filtering.

Modern pin electronics integrated circuits (PEICs) are typically fabricated on high-speed processes with low breakdown voltages. Some devices require external protection on their reference inputs to satisfy absolute maximum ratings. The MAX5754 features outputs that

are almost rail-to-rail. This allows the AV<sub>CC</sub> and V<sub>SS</sub> supplies to be set to voltages within the absolute maximum ratings of the PEIC. This guarantees that the PEIC is protected in all situations.

Additional protection is provided by the MAX5754 glitch-free power-up into the clear state with all DAC outputs set to approximately 0V. Either the serial port or the  $\overline{CLR}$  input can assert the clear function.

#### Power Supplies, Bypassing, Decoupling, and Layout

Grounding and power-supply decoupling strongly influence device performance. Digital signals can couple through the reference input, power supplies, and ground connection. Proper grounding and layout can reduce digital feedthrough and crosstalk. Bypass all power supplies with an additional 0.1µF and 1µF on each pin, as close to the device as possible. Refer to the MAX5753/MAX5754/MAX5755 evaluation kit for a suggested layout.

The MAX5753/MAX5754/MAX5755 have four separate power supplies. AVDD powers the internal analog circuitry (except for the output buffers) and DVDD powers the digital section of the device. AVCC and VSS power the output buffers.


The MAX5753/MAX5754/MAX5755 feature an exposed paddle on the backside of the package for improved power dissipation. The exposed paddle is electrically connected to Vss, and should be soldered to a large copper plane that shares the same potential. For more information on the exposed paddle QFN package, refer to the following website: http://pdfserv.maximic.com/arpdf/AppNotes/ 4hfan081.pdf.

### **Chip Information**

TRANSISTOR COUNT: 152,000


PROCESS: BiCMOS


### Pin Configurations (continued)



#### **Package Information**


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)






### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### Maxim Integrated:

MAX5753UTN+ MAX5753UTN+T MAX5754UTN+ MAX5754UTN+T MAX5755UTN+ MAX5755UTN+T