






# TC7129

## Package Types



## 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings\*

Supply Voltage (V+ to V-) ..... 15V  
 Reference Voltage (REF HI or REF LO) ..... V+ to V-  
 Input Voltage (IN HI or IN LO) (**Note 1**) ..... V+ to V-  
 $V_{DISP}$  ..... V+ to (DGND – 0.3V)  
 Digital Input (Pins 1, 2, 19, 20, 21, 22, 27, 37, 39, 40) ..... DGND to V+  
 Analog Input (Pins 25, 29, 30) ..... V+ to V-  
 Package Power Dissipation ( $T_A \leq 70^\circ\text{C}$ )  
   Plastic DIP ..... 1.23W  
   PLCC ..... 1.23W  
   Plastic QFP ..... 1.00W  
 Operating Temperature Range .....  $0^\circ\text{C}$  to  $+70^\circ\text{C}$   
 Storage Temperature Range .....  $-65^\circ\text{C}$  to  $+150^\circ\text{C}$

\*Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

### TC7129 ELECTRICAL SPECIFICATIONS

**Electrical Characteristics:** V+ to V- = 9V,  $V_{REF} = 1V$ ,  $T_A = +25^\circ\text{C}$ ,  $f_{CLK} = 120\text{ kHz}$ , unless otherwise indicated. Pin numbers refer to 40-pin DIP.

| Symbol       | Parameter                                           | Min    | Typ        | Max    | Unit                   | Test Conditions                                                                                                           |
|--------------|-----------------------------------------------------|--------|------------|--------|------------------------|---------------------------------------------------------------------------------------------------------------------------|
| <b>Input</b> |                                                     |        |            |        |                        |                                                                                                                           |
|              | Zero Input Reading                                  | -0000  | 0000       | +0000  | Counts                 | $V_{IN} = 0V$ , 200 mV scale                                                                                              |
|              | Zero Reading Drift                                  | —      | $\pm 0.5$  | —      | $\mu V/^\circ\text{C}$ | $V_{IN} = 0V$ , $0^\circ\text{C} < T_A < +70^\circ\text{C}$                                                               |
|              | Ratiometric Reading                                 | 9996   | —          | 10000  | Counts                 | $V_{IN} = V_{REF} = 1000\text{ mV}$ , Range = 2V                                                                          |
|              | Range Change Accuracy                               | 0.9999 | 1.0000     | 1.0001 | Ratio                  | $V_{IN} = 1V$ on High Range, $V_{IN} = 0.1V$ on Low Range                                                                 |
| RE           | Rollover Error                                      | —      | 1          | 2      | Counts                 | $V_{IN-} = V_{IN+} = 199\text{ mV}$                                                                                       |
| NL           | Linearity Error                                     | —      | 1          | —      | Counts                 | 200mV Scale                                                                                                               |
| CMRR         | Common Mode Rejection Ratio                         | —      | 110        | —      | dB                     | $V_{CM} = 1V$ , $V_{IN} = 0V$ , 200 mV scale                                                                              |
| CMVR         | Common Mode Voltage Range                           | —      | (V-) + 1.5 | —      | V                      | $V_{IN} = 0V$                                                                                                             |
|              |                                                     | —      | (V+) – 1   | —      | V                      | 200 mV scale                                                                                                              |
| $e_N$        | Noise (Peak-to-Peak Value not Exceeded 95% of Time) | —      | 14         | —      | $\mu V_{P-P}$          | $V_{IN} = 0V$ , 200 mV scale                                                                                              |
| $I_{IN}$     | Input Leakage Current                               | —      | 1          | 10     | pA                     | $V_{IN} = 0V$ , pins 32, 33                                                                                               |
|              | Scale Factor Temperature Coefficient                | —      | 2          | 7      | ppm/ $^\circ\text{C}$  | $V_{IN} = 199\text{ mV}$ , $0^\circ\text{C} < T_A < +70^\circ\text{C}$ , External $V_{REF} = 0\text{ ppm}/^\circ\text{C}$ |

**Note 1:** Input voltages may exceed supply voltages, provided input current is limited to  $\pm 400\text{ }\mu\text{A}$ . Currents above this value may result in invalid display readings, but will not destroy the device if limited to  $\pm 1\text{ mA}$ . Dissipation ratings assume device is mounted with all leads soldered to printed circuit board.

# TC7129

## TC7129 ELECTRICAL SPECIFICATIONS (CONTINUED)

**Electrical Characteristics:**  $V_+$  to  $V_- = 9V$ ,  $V_{REF} = 1V$ ,  $T_A = +25^\circ C$ ,  $f_{CLK} = 120\text{ kHz}$ , unless otherwise indicated. Pin numbers refer to 40-pin DIP.

| Symbol         | Parameter                                | Min | Typ | Max | Unit      | Test Conditions                      |
|----------------|------------------------------------------|-----|-----|-----|-----------|--------------------------------------|
| <b>Power</b>   |                                          |     |     |     |           |                                      |
| $V_{COM}$      | Common Voltage                           | 2.8 | 3.2 | 3.5 | V         | $V_+$ to pin 28                      |
|                | Common Sink Current                      | —   | 0.6 | —   | mA        | $\Delta Common = +0.1V$              |
|                | Common Source Current                    | —   | 10  | —   | $\mu A$   | $\Delta Common = -0.1V$              |
| DGND           | Digital Ground Voltage                   | 4.5 | 5.3 | 5.8 | V         | $V_+$ to pin 36, $V_+$ to $V_- = 9V$ |
|                | Sink Current                             | —   | 1.2 | —   | mA        | $\Delta DGND = +0.5V$                |
|                | Supply Voltage Range                     | 6   | 9   | 12  | V         | $V_+$ to $V_-$                       |
| $I_S$          | Supply Current Excluding Common Current  | —   | 0.8 | 1.3 | mA        | $V_+$ to $V_- = 9V$                  |
| $f_{CLK}$      | Clock Frequency                          | —   | 120 | 360 | kHz       |                                      |
|                | $V_{DISP}$ Resistance                    | —   | 50  | —   | $k\Omega$ | $V_{DISP}$ to $V_+$                  |
|                | Low Battery Flag Activation Voltage      | 6.3 | 7.2 | 7.7 | V         | $V_+$ to $V_-$                       |
| <b>Digital</b> |                                          |     |     |     |           |                                      |
|                | Continuity Comparator Threshold Voltages | 100 | 200 | —   | mV        | $V_{OUT}$ pin 27 = High              |
|                |                                          | —   | 200 | 400 | mV        | $V_{OUT}$ pin 27 = Low               |
|                | Pull-down Current                        | —   | 2   | 10  | $\mu A$   | Pins 37, 38, 39                      |
|                | "Weak Output" Current Sink/Source        | —   | 3/3 | —   | $\mu A$   | Pins 20, 21 sink/source              |
|                |                                          | —   | 3/9 | —   | $\mu A$   | Pin 27 sink/source                   |
|                | Pin 22 Source Current                    | —   | 40  | —   | $\mu A$   |                                      |
|                | Pin 22 Sink Current                      | —   | 3   | —   | $\mu A$   |                                      |

**Note 1:** Input voltages may exceed supply voltages, provided input current is limited to  $\pm 400\text{ }\mu A$ . Currents above this value may result in invalid display readings, but will not destroy the device if limited to  $\pm 1\text{ mA}$ . Dissipation ratings assume device is mounted with all leads soldered to printed circuit board.

## 2.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 2-1.

**TABLE 2-1: PIN FUNCTION TABLE**

| Pin No.<br>40-Pin PDIP | Pin No.<br>44-Pin PQFP | Pin No.<br>44-Pin PLCC | Symbol                                            | Function                                                                                                                                                                                                                                                                                                                                               |
|------------------------|------------------------|------------------------|---------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1                      | 40                     | 2                      | OSC1                                              | Input to first clock inverter.                                                                                                                                                                                                                                                                                                                         |
| 2                      | 41                     | 3                      | OSC3                                              | Output of second clock inverter.                                                                                                                                                                                                                                                                                                                       |
| 3                      | 42                     | 4                      | ANNUNCIATOR                                       | Backplane square wave output for driving annunciators.                                                                                                                                                                                                                                                                                                 |
| 4                      | 43                     | 5                      | B <sub>1</sub> , C <sub>1</sub> , CONT            | Output to display segments.                                                                                                                                                                                                                                                                                                                            |
| 5                      | 44                     | 6                      | A <sub>1</sub> , G <sub>1</sub> , D <sub>1</sub>  | Output to display segments.                                                                                                                                                                                                                                                                                                                            |
| 6                      | 1                      | 7                      | F <sub>1</sub> , E <sub>1</sub> , DP <sub>1</sub> | Output to display segments.                                                                                                                                                                                                                                                                                                                            |
| 7                      | 2                      | 8                      | B <sub>2</sub> , C <sub>2</sub> ,<br>LO BATT      | Output to display segments.                                                                                                                                                                                                                                                                                                                            |
| 8                      | 3                      | 9                      | A <sub>2</sub> , G <sub>2</sub> , D <sub>2</sub>  | Output to display segments.                                                                                                                                                                                                                                                                                                                            |
| 9                      | 4                      | 10                     | F <sub>2</sub> , E <sub>2</sub> , DP <sub>2</sub> | Output to display segments.                                                                                                                                                                                                                                                                                                                            |
| 10                     | 5                      | 11                     | B <sub>3</sub> , C <sub>3</sub> , MINUS           | Output to display segments.                                                                                                                                                                                                                                                                                                                            |
| 11                     | 7                      | 13                     | A <sub>3</sub> , G <sub>3</sub> , D <sub>3</sub>  | Output to display segments.                                                                                                                                                                                                                                                                                                                            |
| 12                     | 8                      | 14                     | F <sub>3</sub> , E <sub>3</sub> , DP <sub>3</sub> | Output to display segments.                                                                                                                                                                                                                                                                                                                            |
| 13                     | 9                      | 15                     | B <sub>4</sub> , C <sub>4</sub> , BC <sub>5</sub> | Output to display segments.                                                                                                                                                                                                                                                                                                                            |
| 14                     | 10                     | 16                     | A <sub>4</sub> , D <sub>4</sub> , G <sub>4</sub>  | Output to display segments.                                                                                                                                                                                                                                                                                                                            |
| 15                     | 11                     | 17                     | F <sub>4</sub> , E <sub>4</sub> , DP <sub>4</sub> | Output to display segments.                                                                                                                                                                                                                                                                                                                            |
| 16                     | 12                     | 18                     | BP <sub>3</sub>                                   | Backplane #3 output to display.                                                                                                                                                                                                                                                                                                                        |
| 17                     | 13                     | 19                     | BP <sub>2</sub>                                   | Backplane #2 output to display.                                                                                                                                                                                                                                                                                                                        |
| 18                     | 14                     | 20                     | BP <sub>1</sub>                                   | Backplane #1 output to display.                                                                                                                                                                                                                                                                                                                        |
| 19                     | 15                     | 21                     | V <sub>DISP</sub>                                 | Negative rail for display drivers.                                                                                                                                                                                                                                                                                                                     |
| 20                     | 16                     | 22                     | DP <sub>4</sub> /OR                               | <b>Input:</b> When high, turns on most significant decimal point.<br><b>Output:</b> Pulled high when result count exceeds ±19,999.                                                                                                                                                                                                                     |
| 21                     | 18                     | 24                     | DP <sub>3</sub> /UR                               | <b>Input:</b> Second-most significant decimal point on when high.<br><b>Output:</b> Pulled high when result count is less than ±1000.                                                                                                                                                                                                                  |
| 22                     | 19                     | 25                     | LATCH/HOLD                                        | <b>Input:</b> When floating, ADC operates in Free Run mode. When pulled high, the last displayed reading is held. When pulled low, the result counter contents are shown incrementing during the de-integrate phase of cycle.<br><b>Output:</b> Negative going edge occurs when the data latches are updated. Can be used for converter status signal. |
| 23                     | 20                     | 26                     | V-                                                | Negative power supply terminal.                                                                                                                                                                                                                                                                                                                        |
| 24                     | 21                     | 27                     | V+                                                | Positive power supply terminal and positive rail for display drivers.                                                                                                                                                                                                                                                                                  |
| 25                     | 22                     | 28                     | INT IN                                            | Input to integrator amplifier.                                                                                                                                                                                                                                                                                                                         |
| 26                     | 23                     | 29                     | INT OUT                                           | Output of integrator amplifier.                                                                                                                                                                                                                                                                                                                        |
| 27                     | 24                     | 30                     | CONTINUITY                                        | <b>Input:</b> When low, continuity flag on the display is off. When high, continuity flag is on.<br><b>Output:</b> High when voltage between inputs is less than +200 mV. Low when voltage between inputs is more than +200 mV.                                                                                                                        |
| 28                     | 25                     | 31                     | COMMON                                            | Sets common mode voltage of 3.2V below V+ for DE, 10X, etc. Can be used as pre-regulator for external reference.                                                                                                                                                                                                                                       |
| 29                     | 26                     | 32                     | C <sub>REF</sub> <sup>+</sup>                     | Positive side of external reference capacitor.                                                                                                                                                                                                                                                                                                         |
| 30                     | 27                     | 33                     | C <sub>REF</sub> <sup>-</sup>                     | Negative side of external reference capacitor.                                                                                                                                                                                                                                                                                                         |
| 31                     | 29                     | 35                     | BUFFER                                            | Output of buffer amplifier.                                                                                                                                                                                                                                                                                                                            |
| 32                     | 30                     | 36                     | IN LO                                             | Negative input voltage terminal.                                                                                                                                                                                                                                                                                                                       |
| 33                     | 31                     | 37                     | IN HI                                             | Positive input voltage terminal.                                                                                                                                                                                                                                                                                                                       |
| 34                     | 32                     | 38                     | REF HI                                            | Positive reference voltage.                                                                                                                                                                                                                                                                                                                            |
| 35                     | 33                     | 39                     | REF LO                                            | Negative reference voltage                                                                                                                                                                                                                                                                                                                             |

**TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)**

| Pin No.<br>40-Pin PDIP | Pin No.<br>44-Pin PQFP | Pin No.<br>44-Pin PLCC | Symbol          | Function                                                                                     |
|------------------------|------------------------|------------------------|-----------------|----------------------------------------------------------------------------------------------|
| 36                     | 34                     | 40                     | DGND            | Internal ground reference for digital section. See <b>Section 4.2.1 “±5V Power Supply”</b> . |
| 37                     | 35                     | 41                     | RANGE           | 3 $\mu$ A pull-down for 200 mV scale. Pulled high externally for 2V scale.                   |
| 38                     | 36                     | 42                     | DP <sub>2</sub> | Internal 3 $\mu$ A pull-down. When high, decimal point 2 will be on.                         |
| 39                     | 37                     | 43                     | DP <sub>1</sub> | Internal 3 $\mu$ A pull-down. When high, decimal point 1 will be on.                         |
| 40                     | 38                     | 44                     | OSC2            | Output of first clock inverter. Input of second clock inverter.                              |
| —                      | 6,17, 28, 39           | 12, 23, 34, 1          | NC              | No connection.                                                                               |

## 3.0 DETAILED DESCRIPTION

(All pin designations refer to 40-pin PDIP.)

The TC7129 is designed to be the heart of a high-resolution analog measurement instrument. The only additional components required are a few passive elements: a voltage reference, a LCD and a power source. Most component values are not critical; substitutes can be chosen based on the information given below.

The basic circuit for a digital multimeter application is shown in Figure 3-1. See **Section 4.0 "Typical Applications"**, for variations. Typical values for each component are shown. The sections below give component selection criteria.

### 3.1 Oscillator ( $X_{OSC}$ , $C_{O1}$ , $C_{O2}$ , $R_O$ )

The primary criterion for selecting the crystal oscillator is to choose a frequency that achieves maximum rejection of line frequency noise. To do this, the integration phase should last an integral number of line cycles. The integration phase of the TC7129 is 10,000 clock cycles on the 200 mV range and 1000 clock cycles on the 2V range. One clock cycle is equal to two oscillator cycles. For 60 Hz rejection, the oscillator frequency should be chosen so that the period of one line cycle equals the integration time for the 2V range.

#### EQUATION 3-1:

$$\begin{aligned} 1/60 \text{ second} &= 16.7 \text{ msec} = \\ \frac{1000 \text{ clock cycles} * 2 \text{ OSC cycles/clock cycle}}{\text{OSC Frequency}} \end{aligned}$$

This equation gives an oscillator frequency of 120 kHz. A similar calculation gives an optimum frequency of 100 kHz for 50 Hz rejection.

The resistor and capacitor values are not critical; those shown work for most applications. In some situations, the capacitor values may have to be adjusted to compensate for parasitic capacitance in the circuit. The capacitors can be low-cost ceramic devices.

Some applications can use a simple RC network instead of a crystal oscillator. The RC oscillator has more potential for jitter, especially in the least significant digit. See **Section 4.5 "RC Oscillator"**.


### 3.2 Integrating Resistor ( $R_{INT}$ )

The integrating resistor sets the charging current for the integrating capacitor. Choose a value that provides a current between 5  $\mu\text{A}$  and 20  $\mu\text{A}$  at 2V, the maximum full-scale input. The typical value chosen gives a charging current of 13.3  $\mu\text{A}$ :

#### EQUATION 3-1:

$$I_{CHARGE} = \frac{2V}{150 \text{ k}\Omega} 13.3 \mu\text{A}$$

Too high a value for  $R_{INT}$  increases the sensitivity to noise pickup and increases errors due to leakage current. Too low a value degrades the linearity of the integration, leading to inaccurate readings.



**Figure 3-1:** Standard Circuit.

### 3.3 Integrating Capacitor ( $C_{INT}$ )

The charge stored in the integrating capacitor during the integrate phase is directly proportional to the input voltage. The primary selection criterion for  $C_{INT}$  is to choose a value that gives the highest voltage swing while remaining within the high-linearity portion of the integrator output range. An integrator swing of 2V is the recommended value. The capacitor value can be calculated using the following equation:

#### EQUATION 3-1:

$$C_{INT} = \frac{t_{INT} \times I_{INT}}{V_{SWING}}$$

Where  $t_{INT}$  is the integration time.

Using the values derived above (assuming 60 Hz operation), the equation becomes:

#### EQUATION 3-2:

$$C_{INT} = \frac{16.7 \text{ msec} \times 13.3 \mu\text{A}}{2\text{V}} = 0.1 \mu\text{A}$$

The capacitor should have low dielectric absorption to ensure good integration linearity. Polypropylene and Teflon® capacitors are usually suitable. A good measurement of the dielectric absorption is to connect the reference capacitor across the inputs by connecting:

#### Pin-to-Pin:

20 → 33 ( $C_{REF+}$  to IN HI)

30 → 32 ( $C_{REF-}$  to IN LO)

A reading between 10,000 and 9998 is acceptable; anything lower indicates unacceptably high dielectric absorption.

### 3.4 Reference Capacitor ( $C_{REF}$ )

The reference capacitor stores the reference voltage during several phases of the measurement cycle. Low leakage is the primary selection criterion for this component. The value must be high enough to offset the effect of stray capacitance at the capacitor terminals. A value of at least 1  $\mu\text{F}$  is recommended.

## 3.5 Voltage Reference ( $D_{REF}$ , $R_{REF}$ , $R_{BIAS}$ , $C_{RF}$ )

The reference potentiometer ( $R_{REF}$ ) provides an adjustment for adjusting the reference voltage; any value above 20 k $\Omega$  is adequate. The bias resistor ( $R_{BIAS}$ ) limits the current through  $D_{REF}$  to less than 150  $\mu$ A. The reference filter capacitor ( $C_{RF}$ ) forms an RC filter with  $R_{BIAS}$  to help eliminate noise.

## 3.6 Input Filter ( $R_{IF}$ , $C_{IF}$ )

For added stability, an RC input noise filter is usually included in the circuit. The input filter resistor value should not exceed 100 k $\Omega$ . A typical RC time constant value is 16.7 msec to help reject line frequency noise. The input filter capacitor should have low leakage for a high-impedance input.

## 3.7 Battery

The typical circuit uses a 9V battery as a power source. However, any value between 6V and 12V can be used. For operation from batteries with voltages lower than 6V and for operation from power supplies, see Section 4.2 "Powering the TC7129".

## 4.0 TYPICAL APPLICATIONS

### 4.1 TC7129 as a Replacement Part


The TC7129 is a direct pin-for-pin replacement part for the ICL7129. Note, however, that the ICL7129 requires a capacitor and resistor between pins 26 and 28 for phase compensation. Since the TC7129 uses internal phase compensation, these parts are not required and, in fact, must be removed from the circuit for stable operation.

### 4.2 Powering the TC7129

While the most common power source for the TC7129 is a 9V battery, there are other possibilities. Some of the more common ones are explained below.

#### 4.2.1 $\pm$ 5V Power Supply


Measurements are made with respect to power supply ground. DGND (pin 36) is set internally to about 5V less than V+ (pin 24); it is not intended to be a power supply input and must not be tied directly to power supply ground. It can be used as a reference for external logic, as explained in Section 4.3 "Connecting to External Logic", (see Figure 4-1).



**Figure 4-1:** Powering the TC7129 From a  $\pm$ 5V Power Supply.


#### 4.2.2 Low Voltage Battery Source

A battery with voltage between 3.8V and 6V can be used to power the TC7129 when used with a voltage doubler circuit, as shown in Figure 4-2. The voltage doubler uses the TC7660 DC-to-DC voltage converter and two external capacitors.



**Figure 4-2:** Powering the TC7129 From a Low-Voltage Battery.





**Figure 4-6:** Temperature Compensating Circuits.


## 4.5 RC Oscillator

For applications in which 3-1/2 digit (100  $\mu$ V) resolution is sufficient, an RC oscillator is adequate. A recommended value for the capacitor is 51 pF. Other values can be used as long as they are sufficiently larger than the circuit parasitic capacitance. The resistor value is calculated as:

**EQUATION 4-1:**

$$R = \frac{0.45}{\text{Freq} * C}$$

For 120 kHz frequency and C = 51 pF, the calculated value of R is 75 k $\Omega$ . The RC oscillator and the crystal oscillator circuits are shown in Figure 4-7.




**Figure 4-7:** Oscillator Circuits.

## 4.6 Measuring Techniques

Two important techniques are used in the TC7129: successive integration and digital auto-zeroing. Successive integration is a refinement to the traditional dual-slope conversion technique.


## 4.7 Dual-Slope Conversion

A dual-slope conversion has two basic phases: integrate and de-integrate. During the integrate phase, the input signal is integrated for a fixed period of time; the integrated voltage level is thus proportional to the input voltage. During the de-integrate phase, the integrated voltage is ramped down at a fixed slope, and a counter counts the clock cycles until the integrator voltage crosses zero. The count is a measurement of the time to ramp the integrated voltage to zero and is, therefore, proportional to the input voltage being measured. This count can then be scaled and displayed as a measurement of the input voltage. Figure 4-8 shows the phases of the dual-slope conversion.




**Figure 4-8:** Dual-Slope Conversion.

The dual-slope method has a fundamental limitation. The count can only stop on a clock cycle, so that measurement accuracy is limited to the clock frequency. In addition, a delay in the zero-crossing comparator can add to the inaccuracy. Figure 4-9 shows these errors in an actual measurement.



**Figure 4-9:** Accuracy Errors in Dual-Slope Conversion.



**Figure 4-10:** Integration Waveform.

## 4.8 Successive Integration

The successive integration technique picks up where dual-slope conversion ends. The overshoot voltage shown in Figure 4-9 (called the “integrator residue voltage”) is measured to obtain a correction to the initial count. Figure 4-10 shows the cycles in a successive integration measurement.

The waveform shown is for a negative input signal. The sequence of events during the measurement cycle is shown in Table 4-1.

**TABLE 4-1: MEASUREMENT CYCLE SEQUENCE**

| Phase            | Description                                                                                                                                                                           |
|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| INT <sub>1</sub> | Input signal is integrated for fixed time (1000 clock cycles on 2V scale, 10,000 on 200 mV).                                                                                          |
| DE <sub>1</sub>  | Integrator voltage is ramped to zero. Counter counts up until zero-crossing to produce reading accurate to 3-1/2 digits. Residue represents an overshoot of the actual input voltage. |
| REST             | Rest; circuit settles.                                                                                                                                                                |
| X10              | Residue voltage is amplified 10 times and inverted.                                                                                                                                   |
| DE <sub>2</sub>  | Integrator voltage is ramped to zero. Counter counts down until zero-crossing to correct reading to 4-1/2 digits. Residue represents an undershoot of the actual input voltage.       |
| REST             | Rest; circuit settles.                                                                                                                                                                |
| X10              | Residue voltage is amplified 10 times and inverted.                                                                                                                                   |
| DE <sub>3</sub>  | Integrator voltage is ramped to zero. Counter counts up until zero-crossing to correct reading to 5-1/2 digits. Residue is discarded.                                                 |


## 4.9 Digital Auto-Zeroing

To eliminate the effect of amplifier offset errors, the TC7129 uses a digital auto-zeroing technique. After the input voltage is measured as described above, the measurement is repeated with the inputs shorted internally. The reading with inputs shorted is a measurement of the internal errors and is subtracted from the previous reading to obtain a corrected measurement. Digital auto-zeroing eliminates the need for an external auto-zeroing capacitor used in other ADCs.


## 4.10 Inside the TC7129

Figure 4-11 shows a simplified block diagram of the TC7129.

# TC7129



**Figure 4-11:** TC7129 Functional Block Diagram.



**Figure 4-12:** Integrator Block Diagram.

## 4.11 Integrator Section

The integrator section includes the integrator, comparator, input buffer amplifier and analog switches (see Table 4-2) used to change the circuit configuration during the separate measurement phases described earlier. (See Figure 4-12).

**TABLE 4-2: SWITCH LEGENDS**


| Label            | Description                                                                     |
|------------------|---------------------------------------------------------------------------------|
| Label            | Meaning.                                                                        |
| DE               | Open during all de-integrate phases.                                            |
| DE–              | Closed during all de-integrate phases when input voltage is negative.           |
| DE+              | Closed during all de-integrate phases when input voltage is positive.           |
| INT <sub>1</sub> | Closed during the first integrate phase (measurement of the input voltage).     |
| INT <sub>2</sub> | Closed during the second integrate phase (measurement of the amplifier offset). |
| INT              | Open during both integrate phases.                                              |
| REST             | Closed during the rest phase.                                                   |
| ZI               | Closed during the zero integrate phase.                                         |
| X10              | Closed during the X10 phase.                                                    |
| X10              | Open during the X10 phase.                                                      |

The buffer amplifier has a common mode input voltage range from 1.5V above V– to 1V below V+. The integrator amplifier can swing to within 0.3V of the rails. However, for best linearity, the swing is usually limited to within 1V. Both amplifiers can supply up to 80  $\mu$ A of output current, but should be limited to 20  $\mu$ A for good linearity.


## 4.12 Continuity Indicator

A comparator with a 200 mV threshold is connected between IN HI (pin 33) and IN LO (pin 32). Whenever the voltage between inputs is less than 200mV, the CONTINUITY output (pin 27) will be pulled high, activating the continuity annunciator on the display. The continuity pin can also be used as an input to drive the continuity annunciator directly from an external source (see Figure 4-13).

A schematic of the input/output nature of this pin is also shown in Figure 4-14.




**Figure 4-13:** Continuity Indicator Circuit.



**Figure 4-14:** Input/Output Pin Schematic.

## 4.13 Common and Digital Ground

The common and digital ground (DGND) outputs are generated from internal zener diodes. The voltage between V+ and DGND is the internal supply voltage for the digital section of the TC7129. Common can source approximately 12  $\mu$ A; DGND has essentially no source capability (see Figure 4-15).



**Figure 4-15:** Digital Ground (DGND) and Common Outputs.

## 4.14 Low Battery

The low battery annunciator turns on when supply voltage between V<sub>-</sub> and V<sub>+</sub> drops below 6.8V. The internal zener diode has a threshold of 6.3V. When the supply voltage drops below 6.8V, the transistor tied to V<sub>-</sub> turns off pulling the “Low Battery” point high.

## 4.15 Sequence and Results Counter

A sequence counter and associated control logic provide signals that operate the analog switches in the integrator section. The comparator output from the integrator gates the results counter. The results counter is a six-section up/down decade counter that holds the intermediate results from each successive integration.

## 4.16 Overrange and Underrange Outputs

When the results counter holds a value greater than  $\pm 19,999$ , the DP<sub>4</sub>/OR output (Pin 20) is driven high. When the results counter value is less than  $\pm 1000$ , the DP<sub>3</sub>/UR output (Pin 21) is driven high. Both signals are valid on the falling edge of LATCH/HOLD (L/H) and do not change until the end of the next conversion cycle. The signals are updated at the end of each conversion, unless the L/H input (Pin 22) is held high. Pins 20 and 21 can also be used as inputs for external control of decimal points 3 and 4. Figure 4-14 shows a schematic of the input/output nature of these pins.

## 4.17 LATCH/Hold

The  $\bar{L}/H$  output goes low during the last 100 cycles of each conversion. This pulse latches the conversion data into the display driver section of the TC7129. This pin can also be used as an input. When driven high, the display will not be updated; the previous reading is displayed. When driven low, the display reading is not latched; the sequence counter reading will be displayed. Since the counter is counting much faster than the backplanes are being updated, the reading shown in this mode is somewhat erratic.


## 4.18 Display Driver

The TC7129 drives a triplexed LCD with three backplanes. The LCD can include decimal points, polarity sign and annunciators for continuity and low battery. Figure 4-16 shows the assignment of the display segments to the backplanes and segment drive lines. The backplane drive frequency is obtained by dividing the oscillator frequency by 1200. This results in a backplane drive frequency of 100 Hz for 60 Hz operation (120 kHz crystal) and 83.3 Hz for 50 Hz operation (100 kHz crystal).


Backplane waveforms are shown in Figure 4-17. These appear on outputs BP<sub>1</sub>, BP<sub>2</sub>, BP<sub>3</sub> (pins 16, 17 and 18). They remain the same, regardless of the segments being driven.

Other display output lines (pins 4 through 15) have waveforms that vary depending on the displayed values. Figure 4-18 shows a set of waveforms for the A, G, D outputs (pins 5, 8, 11 and 14) for several combinations of “ON” segments.


The ANNUNCIATOR DRIVE output (pin 3) is a square wave, running at the backplane frequency (100 Hz or 83.3 Hz) with a peak-to-peak voltage equal to DGND voltage. Connecting an annunciator to pin 3 turns it on; connecting it to its backplane turns it off.



**Figure 4-16:** Display Segment Assignments.



**Figure 4-17:** Backplane Waveforms.




**Figure 4-18:** Typical Display Output Waveforms.

## 5.0 PACKAGING INFORMATION


### 5.1 Package Marking Information

Package marking data not available a this time.

### 5.2 Taping Forms



### Component Taping Orientation for 44-Pin PQFP Devices




**Carrier Tape, Number of Components Per Reel and Reel Size**

| Package     | Carrier Width (W) | Pitch (P) | Part Per Full Reel | Reel Size |
|-------------|-------------------|-----------|--------------------|-----------|
| 44-Pin PQFP | 24 mm             | 16 mm     | 500                | 13 in     |

**Note:** Drawing does not represent total number of pins.

## 40-Lead Plastic Dual In-line (P) – 600 mil Body (PDIP)



| Units                      |      | INCHES* |       |       | MILLIMETERS |       |       |
|----------------------------|------|---------|-------|-------|-------------|-------|-------|
| Dimension Limits           |      | MIN     | NOM   | MAX   | MIN         | NOM   | MAX   |
| Number of Pins             | n    | 40      |       |       | 40          |       |       |
| Pitch                      | p    |         | .100  |       |             | 2.54  |       |
| Top to Seating Plane       | A    | .160    | .175  | .190  | 4.06        | 4.45  | 4.83  |
| Molded Package Thickness   | A2   | .140    | .150  | .160  | 3.56        | 3.81  | 4.06  |
| Base to Seating Plane      | A1   | .015    |       |       | 0.38        |       |       |
| Shoulder to Shoulder Width | E    | .595    | .600  | .625  | 15.11       | 15.24 | 15.88 |
| Molded Package Width       | E1   | .530    | .545  | .560  | 13.46       | 13.84 | 14.22 |
| Overall Length             | D    | 2.045   | 2.058 | 2.065 | 51.94       | 52.26 | 52.45 |
| Tip to Seating Plane       | L    | .120    | .130  | .135  | 3.05        | 3.30  | 3.43  |
| Lead Thickness             | c    | .008    | .012  | .015  | 0.20        | 0.29  | 0.38  |
| Upper Lead Width           | B1   | .030    | .050  | .070  | 0.76        | 1.27  | 1.78  |
| Lower Lead Width           | B    | .014    | .018  | .022  | 0.36        | 0.46  | 0.56  |
| Overall Row Spacing        | § eB | .620    | .650  | .680  | 15.75       | 16.51 | 17.27 |
| Mold Draft Angle Top       | α    | 5       | 10    | 15    | 5           | 10    | 15    |
| Mold Draft Angle Bottom    | β    | 5       | 10    | 15    | 5           | 10    | 15    |

\* Controlling Parameter

§ Significant Characteristic


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-011

Drawing No. C04-016

## 44-Lead Plastic Leaded Chip Carrier (LW) – Square (PLCC)



| Units                    |     | INCHES* |      |      | MILLIMETERS |       |       |
|--------------------------|-----|---------|------|------|-------------|-------|-------|
| Dimension Limits         |     | MIN     | NOM  | MAX  | MIN         | NOM   | MAX   |
| Number of Pins           | n   | 44      |      |      | 44          |       |       |
| Pitch                    | p   |         | .050 |      |             | 1.27  |       |
| Pins per Side            | n1  |         | 11   |      |             | 11    |       |
| Overall Height           | A   | .165    | .173 | .180 | 4.19        | 4.39  | 4.57  |
| Molded Package Thickness | A2  | .145    | .153 | .160 | 3.68        | 3.87  | 4.06  |
| Standoff §               | A1  | .020    | .028 | .035 | 0.51        | 0.71  | 0.89  |
| Side 1 Chamfer Height    | A3  | .024    | .029 | .034 | 0.61        | 0.74  | 0.86  |
| Corner Chamfer 1         | CH1 | .040    | .045 | .050 | 1.02        | 1.14  | 1.27  |
| Corner Chamfer (others)  | CH2 | .000    | .005 | .010 | 0.00        | 0.13  | 0.25  |
| Overall Width            | E   | .685    | .690 | .695 | 17.40       | 17.53 | 17.65 |
| Overall Length           | D   | .685    | .690 | .695 | 17.40       | 17.53 | 17.65 |
| Molded Package Width     | E1  | .650    | .653 | .656 | 16.51       | 16.59 | 16.66 |
| Molded Package Length    | D1  | .650    | .653 | .656 | 16.51       | 16.59 | 16.66 |
| Footprint Width          | E2  | .590    | .620 | .630 | 14.99       | 15.75 | 16.00 |
| Footprint Length         | D2  | .590    | .620 | .630 | 14.99       | 15.75 | 16.00 |
| Lead Thickness           | c   | .008    | .011 | .013 | 0.20        | 0.27  | 0.33  |
| Upper Lead Width         | B1  | .026    | .029 | .032 | 0.66        | 0.74  | 0.81  |
| Lower Lead Width         | B   | .013    | .020 | .021 | 0.33        | 0.51  | 0.53  |
| Mold Draft Angle Top     | α   | 0       | 5    | 10   | 0           | 5     | 10    |
| Mold Draft Angle Bottom  | β   | 0       | 5    | 10   | 0           | 5     | 10    |

\* Controlling Parameter

§ Significant Characteristic


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-047

Drawing No. C04-048

## 44-Lead Plastic Quad Flatpack (KW) 10x10x2.0 mm Body, 1.95/0.25 mm Lead Form (PQFP)



| Units                    |     | INCHES    |      |      | MILLIMETERS* |      |      |
|--------------------------|-----|-----------|------|------|--------------|------|------|
| Dimension Limits         |     | MIN       | NOM  | MAX  | MIN          | NOM  | MAX  |
| Number of Pins           | n   | 44        |      |      | 44           |      |      |
| Pitch                    | P   | .031 BSC  |      |      | 0.80 BSC     |      |      |
| Overall Height           | A   | -         | -    | .096 | -            | -    | 2.45 |
| Molded Package Thickness | A2  | .077      | .079 | .083 | 1.95         | 2.00 | 2.10 |
| Standoff §               | A1  | .010      | -    | -    | 0.25         | -    | -    |
| Foot Length              | L   | .029      | .035 | .041 | 0.73         | 0.88 | 1.03 |
| Footprint (Reference)    | (F) | .077 REF. |      |      | 1.95 REF.    |      |      |
| Foot Angle               | f   | 0°        | 3.5° | 7°   | 0°           | 3.5° | 7°   |
| Overall Width            | E   | .547 BSC  |      |      | 13.90 BSC    |      |      |
| Overall Length           | D   | .547 BSC  |      |      | 13.90 BSC    |      |      |
| Molded Package Width     | E1  | .394 BSC  |      |      | 10.00 BSC    |      |      |
| Molded Package Length    | D1  | .394 BSC  |      |      | 10.00 BSC    |      |      |
| Lead Thickness           | c   | .004      | -    | .009 | 0.11         | -    | 0.23 |
| Lead Width               | B   | .012      | -    | .018 | 0.30         | -    | 0.45 |
| Mold Draft Angle Top     | a   | 5°        | -    | 16°  | 5°           | -    | 16°  |
| Mold Draft Angle Bottom  | b   | 5°        | -    | 16°  | 5°           | -    | 16°  |

\*Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-112 AA-1

Drawing No. C04-119

# TC7129

---

NOTES:

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| <u>PART NO.</u>                                                                                                                                                                                                                                                                                                | <u>X</u> | <u>XX</u> | <u>XX</u>           |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|-----------|---------------------|
| Device                                                                                                                                                                                                                                                                                                         | Temp.    | Pkg       | Taping<br>Direction |
| <div> <div> Device: TC7129: 4-1/2 Digit Analog-to-Digital Converter </div> <div> Temperature: C = 0°C to +70°C<br/>I = -25°C to +85°C </div> <div> Package: PL = 40-Pin PDIP<br/>KW = 40-Pin PQFP<br/>LW = 44-Pin PLCC<br/>JL = 40-Pin CDIP </div> <div> Taping Direction: 713 = Standard Taping </div> </div> |          |           |                     |
| <b>Examples:</b> <div> a) TC7129CPL: 40-Pin PDIP </div> <div> b) TC7129CKW713: 44-Pin PQFP<br/>Tape and Reel </div> <div> c) TC7129CLW: 44-Pin PLCC </div>                                                                                                                                                     |          |           |                     |

## Sales and Support

### Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office
2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
3. The Microchip Worldwide Site ([www.microchip.com](http://www.microchip.com))

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

### Customer Notification System

Register on our web site ([www.microchip.com/cn](http://www.microchip.com/cn)) to receive the most current information on our products.

# TC7129

---

NOTES:

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELoq, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Amplab, FilterLab, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

**QUALITY MANAGEMENT SYSTEM**  
**CERTIFIED BY DNV**  
**== ISO/TS 16949:2002 ==**

*Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELoq® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*



## WORLDWIDE SALES AND SERVICE

### AMERICAS

#### Corporate Office

2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support: 480-792-7627  
Web Address: www.microchip.com

#### Atlanta

Alpharetta, GA 30022  
Tel: 770-640-0034  
Fax: 770-640-0307

#### Boston

Westford, MA 01886  
Tel: 978-692-3848  
Fax: 978-692-3821

#### Chicago

Itasca, IL 60143  
Tel: 630-285-0071  
Fax: 630-285-0075

#### Dallas

Addison Plaza  
Addison, TX 75001  
Tel: 972-818-7423  
Fax: 972-818-2924

#### Detroit

Tri-Atria Office Building  
Farmington Hills, MI 48334  
Tel: 248-538-2250  
Fax: 248-538-2260

#### Kokomo

Kokomo, IN 46902  
Tel: 765-864-8360  
Fax: 765-864-8387

#### Los Angeles

Mission Viejo, CA 92691  
Tel: 949-462-9523  
Fax: 949-462-9608

#### San Jose

Mountain View, CA 94043  
Tel: 650-215-1444  
Fax: 650-961-0286

#### Toronto

Mississauga, Ontario L4V 1X5, Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

#### Australia

Microchip Technology Australia Pty Ltd  
Sydney, Australia  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

#### China - Beijing

Wan Tai Bei Hai Bldg.  
Beijing, 100027, China  
Tel: 86-10-85282100  
Fax: 86-10-85282104

#### China - Chengdu

Ming Xing Financial Tower  
Chengdu 610016, China  
Tel: 86-28-86766200  
Fax: 86-28-86766599

#### China - Fuzhou

World Trade Plaza  
Fuzhou 350001, China  
Tel: 86-591-7503506  
Fax: 86-591-7503521

#### China - Hong Kong SAR

Metroplaza  
Kwai Fong, N.T., Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

#### China - Shanghai

Far East International Plaza  
Shanghai, 200051  
Tel: 86-21-6275-5700  
Fax: 86-21-6275-5060

#### China - Shenzhen

United Plaza  
Shenzhen 518033, China  
Tel: 86-755-82901380  
Fax: 86-755-8295-1393

#### China - Shunde

Foshan City, Guangdong 528303, China  
Tel: 86-757-28395507  
Fax: 86-757-28395571

#### China - Qingdao

Fullhope Plaza,  
Qingdao 266071, China  
Tel: 86-532-5027355  
Fax: 86-532-5027205

#### India

Divyasree Chambers  
Bangalore, 560 025, India  
Tel: 91-80-22290061 Fax: 91-80-22290062

#### India

International Trade Tower  
New Delhi, 110019, India  
Tel: +91-11-5160-8632  
Fax: +91-11-5160-8632

#### Japan

Yokohama, Kanagawa, 222-0033, Japan  
Tel: 81-45-471- 6166  
Fax: 81-45-471-6122

#### Korea

Samsung-Dong, Kangnam-Ku  
Seoul, Korea 135-882  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or 82-2-558-5934

#### Singapore

Singapore, 188980  
Tel: 65-6334-8870  
Fax: 65-6334-8850

#### Taiwan

Kaohsiung Branch  
Kaohsiung 806, Taiwan  
Tel: 886-7-536-4816  
Fax: 886-7-536-4817

#### Taiwan

Taiwan Branch  
Taipei City, 104, Taiwan  
Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102

#### Taiwan

Taiwan Branch  
Hsinchu City 300, Taiwan  
Tel: 886-3-572-9526  
Fax: 886-3-572-6459

### EUROPE

#### Austria

Austria  
Tel: 43-7242-2244-399  
Fax: 43-7242-2244-393

#### Denmark

Regus Business Centre  
Ballerup DK-2750 Denmark  
Tel: 45-4420-9895  
Fax: 45-4420-9910

#### France

91300 Massy, France  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

#### Germany

D-85737 Ismaning, Germany  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

#### Italy

Milan, Italy  
Tel: 39-0331-742611  
Fax: 39-0331-466781

#### Netherlands

NL-5152 JR, Drunen, Netherlands  
Tel: 31-416-690399  
Fax: 31-416-690340

#### United Kingdom

Wokingham  
Berkshire, England RG41 5TU  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Microchip:](#)

[TC7129CLW](#) [TC7129CPL](#) [TC7129CKW](#) [TC7129CKW713](#)