16-bit Microcontroller

CMOS

F²MC-16LX MB90350 Series

MB90F351(S), MB90F352(S), MB90F351A(S), MB90F351TA(S), MB90F352A(S), MB90F352TA(S), MB90F356A(S), MB90F356TA(S), MB90F357TA(S), MB90351A(S), MB90351TA(S), MB90352A(S), MB90352TA(S), MB90356A(S), MB90356TA(S), MB90357TA(S), MB90357TA(S), MB90V340A-101/102/103/104

■ DESCRIPTION

The MB90350-series with 1 channel FULL-CAN interface and Flash ROM is especially designed for automotive and industrial applications. Its main feature is the on-board CAN interface, which conforms to V2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal full CAN approach. With the new $0.35\,\mu m$ CMOS technology, FUJITSU SEMICONDUCTOR now offers on-chip Flash-ROM program memory up to 128 Kbytes.

The power supply (3 V) is supplied to the internal MCU core from an internal regulator circuit. This creates a major advantage in terms of EMI and power consumption.

The internal PLL clock frequency multiplier provides an internal 42 ns instruction execution time from an external 4 MHz clock. Also, the clock monitor function can monitor main clock and sub clock independently.

As the peripheral resources, the unit features a 4-channel Output Compare Unit, 6-channel Input Capture Unit, 2 separate 16-bit freerun timers, 2-channel UART and 15-channel 8/10-bit A/D converter.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

For the information for microcontroller supports, see the following web site.

This web site includes the "Customer Design Review Supplement" which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

http://edevice.fujitsu.com/micom/en-support/



■ FEATURES

Clock

- · Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 6 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 24 MHz).
- Operation by sub clock (up to 50 kHz: 100 kHz oscillation clock divided by two) is allowed. (devices without S-suffix only)
- Minimum execution time of instruction: 42 ns (when operating with 4-MHz oscillation clock, and 6-time multiplied PLL clock).
- · Built-in clock modulation circuit

• 16 Mbytes CPU memory space

• 24-bit internal addressing

Clock monitor function (MB90x356x and MB90x357x only)

- Main clock or sub clock is monitored independently.
- Internal CR oscillation clock (100 kHz typical) can be used as sub clock.

• Instruction system best suited to controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions with sign and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

• Instruction system compatible with high-level language (C language) and multitask

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- · Barrel shift instructions

Increased processing speed

• 4-byte instruction queue

• Powerful interrupt function

- Powerful 8-level, 34-condition interrupt feature
- Up to 8 channels external interrupts are supported.

• Automatic data transfer function independent of CPU

- Extended intelligent I/O service function (El²OS): up to 16 channels
- DMA: up to 16 channels

Low power consumption (standby) mode

- Sleep mode (a mode that halts CPU operating clock)
- Main timer mode (a timebase timer mode switched from the main clock mode)
- PLL timer mode (a timebase timer mode switched from the PLL clock mode)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU intermittent operation mode

Process

CMOS technology

• I/O port

- General-purpose input/output port (CMOS output)
 - 49 ports (devices without S-suffix : devices that correspond to sub clock)
 - 51 ports (devices with S-suffix : devices that do not correspond to sub clock)

• Sub clock pin (X0A, X1A)

- Yes (using the external oscillation): devices without S-suffix
- No (using the sub clock mode at internal CR oscillation) : devices with S-suffix

Timer

- Timebase timer, watch timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit × 10 channels or 16-bit × 6 channels
- 16-bit reload timer: 4 channels
- 16- bit input/output timer
 - 16-bit freerun timer: 2 channels (FRT0: ICU0/1, FRT1: ICU 4/5/6/7, OCU 4/5/6/7)
 - 16- bit input capture: (ICU): 6 channels
 - 16-bit output compare : (OCU) : 4 channels

• FULL-CAN interface : 1 channel

- Compliant with Ver2.0 part A and Ver2.0 part B CAN specifications
- Flexible message buffering (mailbox and FIFO buffering can be mixed)
- CAN wake-up function

• UART (LIN/SCI): 2 channels

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

• I²C interface : 1 channel

Up to 400 Kbit/s transfer rate

• DTP/External interrupt : 8 channels, CAN wakeup : 1 channel

 Module for activation of extended intelligent I/O service (EI²OS), DMA, and generation of external interrupt by external input.

Delay interrupt generator module

· Generates interrupt request for task switching.

• 8/10-bit A/D converter: 15 channels

- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time: 3 μs (at 24-MHz machine clock, including sampling time)

Program patch function

Address matching detection for 6 address pointers.

Capable of changing input voltage level for port

- Automotive/CMOS-Schmitt (initial level is Automotive in single chip mode)
- TTL level (corresponds to external bus pins only, initial level of these pins is TTL in external bus mode)

Low voltage/CPU operation detection reset (devices with T-suffix)

- Detects low voltage (4.0 V ± 0.3 V) and resets automatically
- Resets automatically when program is runaway and counter is not cleared within interval time (approx. 262 ms: external 4 MHz)

- Dual operation flash memory (only flash memory devices with A-suffix)
 - Erase/write and read can be executed in the different bank (Upper Bank/Lower Bank) at the same time.
- Models that support + 125 °C
 - Devices without A-suffix (excluding evaluation device) : The maximum operating frequency is 16 MHz (at $T_A = +125$ °C).
 - Devices with A-suffix (excluding evaluation device) : The maximum operating frequency is 24 MHz (at $T_A = +125$ °C).
- Flash security function
 - Protects the content of Flash memory (MB90F352x and MB90F357x only)
- External bus interface
 - 4 Mbytes external memory space

■ PRODUCT LINEUP 1

| Part Number | MDOOFOE4 | MD00F0F1AC | | | | | |
|--|---|---|--|-----------------------------|---------------------------|-----------------------------|--|
| Parameter | MB90F351, MB90F352 | MB90F351S, MB90F352S | MB90F351A, MB90F352A | MB90F351TA, MB90F352TA | MB90F351AS, MB90F352AS | MB90F351TAS, MB90F352TAS | |
| CPU | | | F ² MC-16 | SLX CPU | | | |
| System clock | | | $(\times 1, \times 2, \times 3, \times 4,$ n time : 42 ns (| | | 6) | |
| ROM | Flash memory 64Kbytes: M 128Kbytes: M | 1B90F351(S) | Dual operation flash memory 64Kbytes: MB90F351A(S), MB90F351TA(S) 128Kbytes: MB90F352A(S), MB90F352TA(S) | | | | |
| RAM | | | 4 Kb | oytes | | | |
| Emulator-specific power supply* | | | _ | _ | | | |
| Sub clock pin (X0A, X1A) (Max 100 kHz) | Yes | No | Y | es | N | lo | |
| Clock monitor function | | | N | lo | | | |
| Low voltage/CPU operation detection reset | N | lo | No | Yes | No | Yes | |
| Operating voltage range | 4.0 V to 5.5 V | 3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter/Flash programming 4.5 V to 5.5 V : at using external bus | | | | | |
| Operating temperature range | | 5 °C (+125 °C machine clock) | | –40 °C to | +125 °C | | |
| Package | | | LQF | P-64 | | | |
| UART | Special synch | ronous options | 2 changs using a dec for adapting to er as master or | different synch | ronous serial pr | rotocols | |
| I ² C (400 Kbps) | | | | annel | | | |
| A/D Converter | 10-bit or 8-bit Conversion tin | | 15 cha | annels time (per one o | channel) | | |
| 16-bit Reload Timer (4 channels) | | k frequency : f rnal Event Cou | sys/2¹, fsys/2³, f | fsys/2 ⁵ (fsys = | Machine clock f | frequency) | |
| | I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7. | | | | | | |
| 16-bit I/O Timer (2 channels) | Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2⁵, fsys/2⁶ (fsys = Machine clock frequency) | | | | | | |
| 16-bit Output | | | 4 cha | innels | | | |
| Compare | | | bit I/O Timer m an be used to g | | | gisters. | |
| | | | | | | (Continued) | |

| (Continued) | | | | | | | |
|---------------------------------|---|--|--|---|---|-----------------------------|--|
| Part Number Parameter | MB90F351, MB90F352 | MB90F351S, MB90F352S | MB90F351A, MB90F352A | MB90F351TA, MB90F352TA | MB90F351AS, MB90F352AS | MB90F351TAS, MB90F352TAS | |
| | | | l 6 cha | l Innels | | | |
| 16-bit Input Capture | Retains freeru interrupt. | n timer value by | | | sing & falling ed | ge), signals an | |
| 8/16-bit | | 8-bit re | nannels (16-bit) 8-bit reload (eload registers eload registers | counters \times 12 $$ for L pulse wid | th × 12 | | |
| Programmable Pulse Generator | A pair of 8-bit 8-bit prescaler Operation cloc | + 8-bit reload o | s can be configue counter. sys, fsys/21, fsy | s/2², fsys/2³, fsy | -bit reload coun /s/2 ⁴ or 128 μs (equency) | | |
| | | | 1 cha | annel | | | |
| CAN Interface | Automatic re-t Automatic tran Prioritized 16 I Supports multi Flexible config | Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks | | | | | |
| | 8 channels | | | | | | |
| External Interrupt | | ising edge, falli ligent I/O servic | | | el input, extern | al interrupt, | |
| D/A converter | | | _ | _ | | | |
| I/O Ports | All push-pull o Bit-wise settab Settable as CN | Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin) | | | | | |
| Flash Memory | Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10,000 times Data retention time: 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F352x only) | | | | | | |
| Corresponding EVA name | MB90V340A- 102 | MB90V340A- 101 | MB90V3 | 340A-102 | MB90V3 | 40A-101 | |

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.



■ PRODUCT LINEUP 2

| Part Number | MB90351A, | MB90351TA, | MB90351AS, | MB90351TAS, | MB90V340A- | MB90V340A- |
|--|--|--|-------------------------|--|---------------------------|----------------------------------|
| Parameter | MB90352A | MB90352TA | MB90352AS | MB90352TAS | 101 | 102 |
| CPU | | | F ² MC-16 | SLX CPU | | |
| System clock | • | | | imes6, 1/2 when Poscillation clock | LL stops) 4 MHz, PLL × | 6) |
| ROM | | IB90351A(S), N IB90352A(S), N | | | Exte | ernal |
| RAM | | 4 Kb | ytes | | 30 K | bytes |
| Emulator-specific power supply* | | _ | _ | | Y | es |
| Sub clock pin (X0A, X1A) (Max 100 kHz) | Y | es | N | lo | No | Yes |
| Clock monitor function | | | N | lo | | |
| Low voltage/CPU operation detection reset | No | Yes | No | Yes | N | lo |
| Operating voltage range | 4.0 V to 5.5 V | 3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter 5 V \pm 10% 4.5 V to 5.5 V : at using external bus | | | | |
| Operating temperature range | | –40 °C to | +125 °C | | _ | _ |
| Package | | LQF | P-64 | | PGA | 299 |
| UART | Special synch | baud rate setti ronous options | for adapting to | dicated reload to different synch slave LIN device | imer ronous serial pr | rotocols |
| I ² C (400 Kbps) | | 1 cha | annel | | 2 cha | ınnels |
| A/D Converter | 10-bit or 8-bit Conversion tin | resolution | annels cludes sample | time (per one o | | annels |
| 16-bit Reload Timer (4 channels) | • | k frequency : fs | | fsys/2 ⁵ (fsys = 1 | Machine clock f | requency) |
| 16-bit I/O Timer | I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7. I/O Timer 0 corresponds ICU 0/1/2/3, OCU 0/1/2/2/3, OCU 0/1/2/2/2/2, OCU 0/1/2/2/2, OCU 0/1/2/2/2, OCU 0/1/2/2/2, OCU 0/1/2/2/2, OCU 0/1/2/2/2, OCU 0/1/2/2/2, OCU 0/1/2/ | | | | | 3, OĊU 0/1/2/3. erresponds to |
| (2 channels) | Supports Time Operation cloc | Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2⁵, fsys/2⁵, fsys/2⁻ (fsys = Machine clock frequency) | | | | |

| (Continued) Part Number Parameter | MB90351A, MB90352A | MB90351TA, MB90352TA | MB90351AS, MB90352AS | MB90351TAS, MB90352TAS | MB90V340A- 101 | MB90V340A- 102 | |
|-----------------------------------|---|--|---|-----------------------------------|-------------------|-------------------|--|
| 16 bit Output | | 4 channels | | | | | |
| 16-bit Output Compare | | | | atches output o enerate an out | | ers. | |
| | | 6 cha | ınnels | | 8 cha | innels | |
| 16-bit Input Capture | Retains freeruinterrupt. | n timer value by | r (rising edge, fa | alling edge or ris | sing & falling ed | ge), signals an | |
| 8/16-bit Programmable Pulse | 8-bit re | annels (16-bit) 8-bit reload o eload registers eload registers | 8 channels (16-bit)/ 16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16 | | | | |
| Generator | Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/21, fsys/22, fsys/23, fsys/24 or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency) | | | | | | |
| | | 1 cha | 3 cha | innels | | | |
| CAN Interface | Automatic re-ti Automatic tran Prioritized 16 r Supports multi Flexible config | Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks | | | | | |
| | | 8 cha | ınnels | | 16 ch | annels | |
| External Interrupt | | | ng edge, startir ces (El²OS) and | ng up by H/L lev d DMA. | el input, extern | al interrupt, | |
| D/A converter | | _ | _ | | 2 cha | innels | |
| I/O Ports | Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin) | | | | | | |
| Flash Memory | | | | | | | |
| Corresponding EVA name | MB90V3 | 40A-102 | MB90V3 | 340A-101 | _ | _ | |

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.



■ PRODUCT LINEUP 3

| Part Number | MDOOFOEA | MDOSESETA | мростого | MDOSFOFOTAG | | | |
|---|---|---|--|-------------------------------------|--|--|--|
| Parameter | MB90F356A, MB90F357A | MB90F356TA, MB90F357TA | MB90F356AS, MB90F357AS | MB90F356TAS, MB90F357TAS | | | |
| CPU | | F ² MC-16 | SLX CPU | | | | |
| System clock | | | ×6, 1/2 when PLL stop oscillation clock 4 MHz | | | | |
| ROM | _ | nemory 56A(S), MB90F356TA(57A(S), MB90F357TA(| , | | | | |
| RAM | | 4 Kb | ytes | | | | |
| Emulator-specific power supply* | | _ | _ | | | | |
| Sub clock pin (X0A, X1A) | Ye | es | | lo tion can be used as clock) | | | |
| Clock monitor function | | Y | es | | | | |
| Low voltage/CPU operation detection reset | No | Yes | No | Yes | | | |
| Operating voltage range | 3.5 V to 5.5 V : at usin | 3.5 V to 5.5 V : at normal operating (not using A/D converter) 3.5 V to 5.5 V : at using A/D converter/Flash programming 3.5 V to 5.5 V : at using external bus | | | | | |
| Operating temperature range | | –40 °C tc |) +125 °C | | | | |
| Package | | LQF | P-64 | | | | |
| | Mida was a af based so | | innels | | | | |
| UART | Special synchronous | ate settings using a dec options for adapting to ng either as master or | different synchronous | serial protocols | | | |
| I ² C (400 Kbps) | | 1 cha | annel | | | | |
| | | 15 cha | annels | | | | |
| A/D Converter | 10-bit or 8-bit resolution Conversion time: Min | ••• | time (per one channel) |) | | | |
| 16-bit Reload Timer (4 channels) | Operation clock freque Supports External Eve | | fsys/2 ⁵ (fsys = Machine | e clock frequency) | | | |
| | I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7. | | | | | | |
| 16-bit I/O Timer (2 channels) | Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/(fsys = Machine clock frequency) | | | | | | |
| 16-bit Output | | 4 cha | nnels | | | | |
| Compare | | | atches with output com enerate an output sign | | | | |

(Continued)

9

| (Continued) | | | | | | | |
|---------------------------------|---|---|-----------------------------------|-----------------------------|--|--|--|
| Part Number Parameter | MB90F356A, MB90F357A | MB90F356TA, MB90F357TA | MB90F356AS, MB90F357AS | MB90F356TAS, MB90F357TAS | | | |
| | 6 channels | | | | | | |
| 16-bit Input Capture | Retains freerun timer vinterrupt. | Retains freerun timer value by (rising edge, falling edge or rising & falling edge), signals an nterrupt. | | | | | |
| 8/16-bit | | 6 channels (16-bit), 8-bit reload c 8-bit reload registers 8-bit reload registers | counters × 12 | | | | |
| Programmable Pulse Generator | A pair of 8-bit reload of 8-bit prescaler + 8-bit Operation clock freque | Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency) | | | | | |
| | | 1 cha | annel | | | | |
| CAN Interface | Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps. | | | | | | |
| | 8 channels | | | | | | |
| External Interrupt | | ge, falling edge, startin D services (El ² OS) and | g up by H/L level input I DMA. | , external interrupt, | | | |
| D/A converter | | | | | | | |
| I/O Ports | Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin) | | | | | | |
| Flash Memory | Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10,000 times Data retention time: 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F357x only) | | | | | | |
| Corresponding EVA name | MB90V3 | 40A-104 | MB90V3 | 40A-103 | | | |

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

■ PRODUCT LINEUP 4

| Part Number | MB90356A. | MB90356TA, | MB90356AS, | MB90356TAS, | MB90V340A- | MB90V340A- | |
|---|--|---|--|--------------------------------------|---|---|--|
| Parameter | MB90357A | MB90357TA | MB90357AS | MB90357TAS | 103 | 104 | |
| CPU | | | F ² MC-16 | SLX CPU | | | |
| System clock | | | \times 1, \times 2, \times 3, \times 4, n time : 42 ns (| | | 6) | |
| ROM | | IB90356A(S), N IB90357A(S), N | | | Exte | ernal | |
| RAM | | 4 Kb | ytes | | 30 K | bytes | |
| Emulator-specific power supply* | | _ | _ | | Y | es | |
| Sub clock pin (X0A, X1A) | Ye | es | (internal CR | lo oscillation can ssub clock) | No (internal CR oscillation can be used as sub clock) | Yes | |
| Clock monitor function | | | Y | es | | | |
| Low voltage/CPU operation detection reset | No | Yes | No | Yes | No | | |
| Operating voltage range | 3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter 5 V \pm 10% 4.5 V to 5.5 V : at using external bus | | | | | : 10% | |
| Operating temperature range | | –40 °C to | +125 °C | | _ | _ | |
| Package | | LQF | P-64 | | PGA | -299 | |
| UART | Special synchi | baud rate setti | nnels ngs using a dec for adapting to er as master or | different synchi | ner mer ronous serial pr | nnels | |
| I ² C (400 Kbps) | | | annel | | | nnels | |
| A/D Converter | 10-bit or 8-bit i | resolution | annels cludes sample | time (per one o | | annels | |
| 16-bit Reload Timer (4 channels) | Operation cloc | Conversion time : Min 3 μ s includes sample time (per one channel) Operation clock frequency : fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = Machine clock frequency) Supports External Event Count function. | | | | | |
| 16-bit I/O Timer | I/O Timer 1 (clock input FRCK1) corresponds to I/O I/O Timer 1 (clock input FRCK1) corresponds to I/O I/O Timer 1 (clock input FRCK1) corresponds to I/O I/O Timer 1 (clock input FRCK1) corresponds to I/O I/O Timer 1 (clock input FRCK1) corresponds to I/O I/O Timer 1 (clock input FRCK1) corresponds to I/O T | | | | ICU 0/1/2/3 I/O Timer 1 co | er 0 corresponds to 0/1/2/3, OCU 0/1/2/3. er 1 corresponds to 4/5/6/7, OCU 4/5/6/7. | |
| (2 channels) | Supports Time Operation cloc | | match with Ou sys, fsys/2¹, fsy | | | ys/2 ⁶ , fsys/2 ⁷ | |

| (Continued) | 1 | | Ī | 1 | I | 1 | |
|---|--|---|--|---------------------------|-------------------------------|-------------------|--|
| Part Number Parameter | MB90356A, MB90357A | MB90356TA, MB90357TA | MB90356AS, MB90357AS | MB90356TAS, MB90357TAS | MB90V340A- 103 | MB90V340A- 104 | |
| 40 64 0.44 | | 4 channels 8 chan | | | | | |
| 16-bit Output Compare | | | bit I/O Timer m an be used to g | | | gisters. | |
| | | 6 cha | innels | | 8 cha | innels | |
| 16-bit Input Capture | Retains freerui interrupt. | n timer value by | r (rising edge, fa | alling edge or ris | sing & falling ed | ge), signals an | |
| 8/16-bit Programmable Pulse Generator | 8-bit re | annels (16-bit) 8-bit reload o eload registers eload registers | 8 channels (16-bit)/16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16 | | | | |
| Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload co 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2⁴ or 128 μ (fsys = Machine clock frequency, fosc = Oscillation clock frequency) | | | | | /s/2 ⁴ or 128 μs (| | |
| | | 1 cha | 3 cha | ınnels | | | |
| CAN Interface | Automatic re-ti Automatic tran Prioritized 16 r Supports multi Flexible config | ransmission in smission responsessage buffer ple messages. uration of acceare/Full bit ma | onding to Remors for data and I | te Frame D | | | |
| | | 8 cha | ınnels | | 16 ch | annels | |
| External Interrupt | | | ng edge, startir ces (El²OS) and | | vel input, extern | al interrupt, | |
| D/A converter | | _ | _ | | 2 cha | ınnels | |
| I/O Ports | Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin) | | | | | | |
| Flash Memory | | | _ | _ | | | |
| Corresponding EVA name | MB90V3 | 40A-104 | MB90V3 | 340A-103 | _ | | |

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

■ PACKAGES AND PRODUCT CORRESPONDENCE

| Package | MB90V340A -101 -102 -103 -104 | MB90F351 MB90F351S MB90F352 MB90F352S | MB90F351A (S) , MB90F351TA (S) MB90F352A (S) , MB90F352TA (S) MB90F356A (S) , MB90F356TA (S) MB90F357A (S) , MB90F357TA (S) MB90351A (S) , MB90351TA (S) MB90352A (S) , MB90352TA (S) MB90356A (S) , MB90356TA (S) MB90357A (S) , MB90357TA (S) |
|--|---|--|---|
| PGA-299C-A01 | 0 | × | × |
| FPT-64P-M23 (12 mm , 0.65 mm pitch) | × | 0 | 0 |
| FPT-64P-M24 (10 mm , 0.50 mm pitch) | × | × | O* |


^{*:} This device is under development.

Note : Refer to "■ PACKAGE DIMENSIONS" for detail of each package.

 $[\]bigcirc$: Yes, \times : No

■ PIN ASSIGNMENTS

MB90F351(S), MB90F352(S), MB90F351A(S), MB90F351TA(S), MB90F352A(S), MB90F352TA(S), MB90F356A(S), MB90F356TA(S), MB90F357A(S), MB90F357TA(S), MB90351A(S), MB90352TA(S), MB90352TA(S), MB90356TA(S), MB90357TA(S), MB907TA(S), MB907T



■ PIN DESCRIPTION

| Pin No. | Pin name | Circuit | Function |
|---------|---|---------|---|
| LQFP64* | Pili liaille | type | Function |
| 46 | X1 | ۸ | Oscillation output pin |
| 47 | X0 | A | Oscillation input pin |
| 45 | RST | Е | Reset input pin |
| | P62 to P67 | | General purpose I/O ports |
| | AN2 to AN7 | | Analog input pins for A/D converter |
| 3 to 8 | PPG4 (5), 6 (7), 8 (9), A (B), C (D), E (F) | l | Output pins for PPGs |
| | P50 | | General purpose I/O port |
| 9 | AN8 | 0 | Analog input pin for A/D converter |
| | SIN2 | | Serial data input pin for UART2 |
| | P51 | | General purpose I/O port |
| 10 | AN9 | l | Analog input pin for A/D converter |
| | SOT2 | | Serial data output pin for UART2 |
| | P52 | | General purpose I/O port |
| 11 | AN10 | l | Analog input pin for A/D converter |
| | SCK2 | | Serial clock I/O pin for UART2 |
| | P53 | | General purpose I/O port |
| 12 | AN11 | I | Analog input pin for A/D converter |
| | TIN3 | | Event input pin for reload timer3 |
| | P54 | | General purpose I/O port |
| 13 | AN12 | I | Analog input pin for A/D converter |
| | ТОТ3 | | Output pin for reload timer3 |
| 14, 15 | P55, P56 | . | General purpose I/O ports |
| 14, 15 | AN13, AN14 | | Analog input pins for A/D converter |
| | P42 | | General purpose I/O port |
| 16 | IN6 | F | Data sample input pin for input capture ICU6 |
| 10 | RX1 | , r | RX input pin for CAN1 |
| | INT9R | | External interrupt request input pin for INT9 |
| | P43 | | General purpose I/O port |
| 17 | IN7 | F | Data sample input pin for input capture ICU7 |
| | TX1 | | TX output pin for CAN1 |
| | P40, P41 | F | General purpose I/O ports (devices with S-suffix and MB90V340A-101/103) |
| 19, 20 | X0A, X1A | В | X0A: Oscillation input pins for sub clock X1A: Oscillation output pins for sub clock (devices without S-suffix and MB90V340A-102/104) |



| Pin No. | D'. | Circuit | F |
|----------|---------------|---------|---|
| LQFP64* | Pin name | type | Function |
| | P00 to P07 | | General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 24 to 31 | AD00 to AD07 | G | Input/output pins of external address data bus lower 8 bits. This function is enabled when the external bus is enabled. |
| | INT8 to INT15 | | External interrupt request input pins for INT8 to INT15 |
| | P10 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 32 | AD08 | G | Input/output pin for external bus address data bus bit 8. This function is enabled when external bus is enabled. |
| | TIN1 | | Event input pin for reload timer1 |
| | P11 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 33 | AD09 | G | Input/output pin for external bus address data bus bit 9. This function is enabled when external bus is enabled. |
| | TOT1 | | Output pin for reload timer1 |
| | P12 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 34 | AD10 | N | Input/output pin for external bus address data bus bit 10. This function is enabled when external bus is enabled. |
| | SIN3 | | Serial data input pin for UART3 |
| | INT11R | | External interrupt request input pin for INT11 |
| | P13 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 35 | AD11 | G | Input/output pin for external bus address data bus bit 11. This function is enabled when external bus is enabled. |
| | SOT3 | | Serial data output pin for UART3 |
| | P14 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 36 | AD12 | G | Input/output pin for external bus address data bus bit 12. This function is enabled when external bus is enabled. |
| | SCK3 | | Clock input/output pin for UART3 |
| 37 | P15 | N | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 37 | AD13 | IN | Input/output pin for external bus address data bus bit 13. This function is enabled when external bus is enabled. |
| 38 | P16 | G | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 36 | AD14 | G | Input/output pin for external bus address data bus bit 14. This function is enabled when external bus is enabled. |

| Pin No. | | Circuit | |
|----------|--|---------|--|
| LQFP64* | Pin name | type | Function |
| 39 | P17 | G | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| 39 | AD15 | i G | Input/output pin for external bus address data bus bit 15. This function is enabled when external bus is enabled. |
| | P20 to P23 | | General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pins are enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1. |
| 40 to 43 | A16 to A19 | G | Output pins for A16 to A19 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins A16 to A19. |
| | PPG9 (8) , PPGB (A) , PPGD (C) , PPGF (E) | | Output pins for PPGs |
| | P24 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1. |
| 44 | A20 | G | Output pin for A20 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A20. |
| | IN0 | | Data sample input pin for input capture ICU0 |
| | P25 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1. |
| 51 | A21 | G | Output pin for A21 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A21. |
| | IN1 | | Data sample input pin for input capture ICU1 |
| | ADTG | | Trigger input pin for A/D converter |
| | P44 | | General purpose I/O port |
| 52 | SDA0 | Н | Serial data I/O pin for I ² C 0 |
| | FRCK0 | | Input pin for the 16-bit I/O Timer 0 |
| | P45 | _ | General purpose I/O port |
| 53 | SCL0 | Н | Serial clock I/O pin for I ² C 0 |
| | FRCK1 | | Input pin for the 16-bit I/O Timer 1 |


| Pin No. | | Circuit | | | |
|---------|----------|---------|--|--|--|
| LQFP64* | Pin name | type | Function | | |
| | P30 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. | | |
| 54 | ALE | G | a pull-up resistor. This function is enabled in single-chip mode. Read strobe output pin for data bus. This function is enabled when extern bus is enabled. Data sample input pin for input capture ICU5 General purpose I/O port. The register can be set to select whether to us a pull-up resistor. This function is enabled either in single-chip mode or with WR/WRL pin output disabled. Write strobe output pin for the data bus. This function is enabled when be the external bus and the WR/WRL pin output are enabled. WRL is used write-strobe 8 lower bits of the data bus in 16-bit access. WR is used to write-strobe 8 bits of the data bus in 8-bit access. External interrupt request input pin for INT10 General purpose I/O port. The register can be set to select whether to us a pull-up resistor. This function is enabled either in single-chip mode, in external bus 8-bit mode or with the WRH pin output disabled. | | |
| | IN4 | | | | |
| | P31 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. | | |
| 55 | RD | G | Read strobe output pin for data bus. This function is enabled when external bus is enabled. | | |
| | IN5 | | Data sample input pin for input capture ICU5 | | |
| | P32 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the WR/WRL pin output disabled. | | |
| 56 | WR/WRL | G | Write strobe output pin for the data bus. This function is enabled when both the external bus and the $\overline{WR}/\overline{WRL}$ pin output are enabled. \overline{WRL} is used to write-strobe 8 lower bits of the data bus in 16-bit access. \overline{WR} is used to write-strobe 8 bits of the data bus in 8-bit access. | | |
| | INT10R | | External interrupt request input pin for INT10 | | |
| 57 | P33 | G | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode, in external bus 8-bit mode or with the WRH pin output disabled. | | |
| 37 | WRH | | Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled. | | |
| | P34 | | | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled. |
| 58 | HRQ | G | Hold request input pin. This function is enabled when both the external bus and the hold function are enabled. | | |
| | OUT4 | | Waveform output pin for output compare OCU4 | | |
| 50 | P35 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled. | | |
| 59 | HAK | G | Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled. | | |
| | OUT5 | | Waveform output pin for output compare OCU5 | | |
| 60 | P36 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the external ready function disabled. | | |
| 60 | RDY | G | Ready input pin. This function is enabled when both the external bus and the external ready function are enabled. | | |
| | OUT6 | | Waveform output pin for output compare OCU6 | | |

| Pin No. | Pin name | Circuit | Function | |
|---------|----------|---------|---|--|
| LQFP64* | Pin name | type | Function | |
| 0.1 | P37 | | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the CLK output disabled. | |
| 61 | CLK | G | CLK output pin. This function is enabled when both the external bus and CLK output are enabled. | |
| | OUT7 | | Waveform output pin for output compare OCU7 | |
| 62, 63 | P60, P61 | , | General purpose I/O ports | |
| 02, 03 | AN0, AN1 | · ' | Analog input pins for A/D converter | |
| 64 | AVcc | K | Vcc power input pin for analog circuits | |
| 2 | AVRH | L | Reference voltage input for the A/D converter. This power supply mus turned on or off while a voltage higher than or equal to AVRH is applie AVcc. | |
| 1 | AVss | K | Vss power input pin for analog circuits | |
| 22, 23 | MD1, MD0 | С | Input pins for specifying the operating mode | |
| 21 | MD2 | D | Input pin for specifying the operating mode | |
| 49 | Vcc | _ | Power (3.5 V to 5.5 V) input pin | |
| 18, 48 | Vss | _ | Power (0 V) input pins | |
| 50 | С | К | This is the power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 μF ceramic capacitor. | |

^{*:} FPT-64P-M23, FPT-64P-M24

■ I/O CIRCUIT TYPE

| Туре | Circuit | Remarks |
|------|--|--|
| Α | X1 Xout X0 Standby control signal | Oscillation circuit • High-speed oscillation feedback resistor = approx. 1 MΩ |
| В | X1A Xout XOA Standby control signal | Oscillation circuit • Low-speed oscillation feedback resistor = approx. 10 MΩ |
| С | R CMOS hysteresis inputs | Mask ROM device: |
| D | Pull-down resistor | Mask ROM device: • CMOS hysteresis input pin • Pull-down resistor value: approx. 50 kΩ Flash memory device: • CMOS input pin • No Pull-down |
| Е | Pull-up resistor R CMOS hysteresis inputs | CMOS hysteresis input pin • Pull-up resistor value: approx. 50 kΩ |



| Туре | Circuit | Remarks |
|------|--|---|
| I | P-ch Nout R CMOS hysteresis inputs Automotive inputs Standby control for input shutdown Analog input | CMOS level output (IoL = 4 mA, IoH = -4 mA) CMOS hysteresis inputs (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function) A/D analog input |
| К | P-ch N-ch | Power supply input protection circuit |
| L | ANE P-ch AVR AVR ANE | A/D converter reference voltage power supply input pin, with the protection circuit Flash memory devices do not have a protection circuit against Vcc for pin AVRH. |

| Type | Circuit | Remarks |
|------|--|---|
| N | pull-up control Pout Pout Nout R Automotive inputs Standby control for input shutdown | CMOS level output (IoL = 4 mA, IoH = -4 mA) CMOS inputs (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function) TTL input (With the standby-time input shutdown function) Programmable pull-up resistor: approx. 50 kΩ |
| 0 | P-ch Nout R CMOS inputs Automotive inputs Standby control for input shutdown Analog input | CMOS level output (IoL = 4 mA, IoH = -4 mA) CMOS inputs (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function) A/D analog input |

■ HANDLING DEVICES

Special care is required for the following when handling the device :

- · Preventing latch-up
- Treatment of unused pins
- Using external clock
- · Precautions for when not using a sub clock signal
- · Notes on during operation of PLL clock mode
- Power supply pins (Vcc/Vss)
- Pull-up/down resistors
- · Crystal Oscillator Circuit
- Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs
- Connection of Unused Pins of A/D Converter
- Notes on Energization
- Stabilization of power supply voltage
- Initialization
- Port0 to port3 output during Power-on (External-bus mode)
- Notes on using CAN Function
- Flash security Function
- Correspondence with T_A = + 105 °C or more
- Low voltage/CPU operation detection reset circuit
- · Internal CR oscillation circuit

1. Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pin and Vss pin.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

In using the devices, take sufficient care to avoid exceeding maximum ratings.

For the same reason, also be careful not to let the analog power-supply voltage (AVcc, AVRH) exceed the digital power-supply voltage.


2. Handling unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than $2 \text{ k}\Omega$.

Unused I/O pins should be set to the output state and can be left open, or the input state with the above described connection.

3. Using external clock

To use external clock, drive the X0 pin and leave X1 pin open.



4. Precautions for when not using a sub clock signal

If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open.

5. Notes on during operation of PLL clock mode

If the PLL clock mode is selected, the microcontroller attempts to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.


6. Power supply pins (Vcc/Vss)

• If there are multiple Vcc and Vss pins, from the point of view of device design, pins to be of the same potential are connected inside of the device to prevent such malfunctioning as latch up.

To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the Vcc and Vss pins to the power supply and ground externally.

Connect Vcc and Vss pins to the device from the current supply source at a low impedance.

 As a measure against power supply noise, connect a capacitor of about 0.1 μF as a bypass capacitor between Vcc and Vss pins in the vicinity of Vcc and Vss pins of the device.



7. Pull-up/down resistors

The MB90350 series does not support internal pull-up/down resistors (Port 0 to Port 3: built-in pull-up resistors). Use external components where needed.

8. Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

9. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN14) after turning-on the digital power supply (Vcc) .

Turn-off the digital power after turning off the A/D converter power supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

10. Connection of Unused Pins of A/D Converter if A/D Converter is not used

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = Vss.

11. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at $50 \, \mu s$ or more (0.2 V to 2.7 V) .

12. Stabilization of power supply voltage

A sudden change in the power supply voltage may cause the device to malfunction even within the specified V_{CC} power supply voltage operating range. Therefore, the V_{CC} power supply voltage should be stabilized.


For reference, the power supply voltage should be controlled so that Vcc ripple variations (peak-to-peak value) at commercial frequencies (50 Hz to 60 Hz) fall below 10% of the standard Vcc power supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

13. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, turn on the power again.

14. Port 0 to port 3 output during Power-on (External-bus mode)

As shown below, when power is turned on in external-bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable.



15. Notes on using CAN Function

To use CAN function, please set "1" to DIRECT bit of CAN direct mode register (CDMR). If DIRECT bit is set to "0" (initial value), wait states will be performed when accessing CAN registers.

Note: Please refer to section "22.15 CAN Direct Mode Register" in Hardware Manual of MB90350 series for detail of CAN direct mode register.

16. Flash security Function

The security byte is located in the area of the flash memory.

If protection code 01H is written in the security byte, the flash memory is in the protected state by security.

Therefore please do not write 01H in this address if you do not use the security function.

Please refer to following table for the address of the security byte.

| | Flash memory size | Address for security bit |
|---|------------------------------|--------------------------|
| MB90F352(S) MB90F352A(S) MB90F352TA(S) MB90F357A(S) MB90F357TA(S) | Embedded 1 Mbit Flash Memory | FE0001 _H |

17. Correspondence with $T_A = +105$ °C or more

If used exceeding T_A = +105 °C, please contact sales representatives for reliability limitations.

18. Low voltage/CPU operation reset circuit

The low voltage detection reset circuit is a function that monitors power supply voltage in order to detect when a voltage drops below a given voltage level. When a low voltage condition is detected, an internal reset signal is generated.

The CPU operation detection reset circuit is a 20-bit counter that uses oscillation as a count clock and generates an internal reset signal if not cleared within a given time after startup.

(1) Low voltage detection reset circuit

| Detection voltage |
|-------------------|
| 4.0 V ± 0.3 V |

When a low voltage condition is detected, the low voltage detection flag (LVRC: LVRF) is set to "1" and an internal reset signal is output.

Because the low voltage detection reset circuit continues to operate even in stop mode, detection of a low voltage condition generates an internal reset and releases stop mode.

During an internal RAM write cycle, low voltage reset is generated after the completion of writing. During the output of this internal reset, the reset output from the low voltage detection reset circuit is suppressed.

(2) CPU operation detection reset circuit

The CPU operation detection reset circuit is a counter that prevents program runaway. The counter starts automatically after a power-on reset, and must be continually cleared within a given time. If the given time interval elapses and the counter has not been cleared, a cause such as infinite program looping is assumed and an internal reset signal is generated. The internal reset generated from the CPU operation detection circuit has a width of 5 machine cycles.

| Interval time |
|---------------------------------------|
| 2 ²⁰ /Fc (approx. 262 ms*) |

 $^{^{\}star}$: This value assumes the interval time at an oscillation clock frequency of 4 MHz. During recovery from standby mode, the detection period is the maximum interval plus 20 μ s.

This circuit does not operate in modes where CPU operation is stopped.

The CPU operation detection reset circuit counter is cleared under any of the following conditions.


- "0" writing to CL bit of LVRC register
- Internal reset
- · Main oscillation clock stop
- Transit to sleep mode
- Transit to timebase timer mode and watch mode

19. Internal CR oscillation circuit


| Parameter | Symbol | Value | | | Unit |
|-------------------------------------|--------|-------|-----|-----|------|
| Parameter | Symbol | Min | Тур | Max | Onit |
| Oscillation frequency | frc | 50 | 100 | 200 | kHz |
| Oscillation stabilization wait time | tstab | _ | _ | 100 | μs |

■ BLOCK DIAGRAMS


• MB90V340A-101/102




MB90V340A-103/104




MB90F352 (S), MB90F351 (S), MB90F352A (S), MB90F352TA (S), MB90F351A (S), MB90F351TA (S), MB90352A (S), MB90352TA (S), MB90351TA (S)



MB90F357A (S), MB90F357TA (S), MB90F356A (S), MB90F356TA (S), MB90357A (S), MB90357TA (S),
 MB90356A (S), MB90356TA (S)



■ MEMORY MAP



Note: The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access 00C000H accesses the value at FFC000H in ROM.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

The image between FF8000H and FFFFFFH is visible in bank 00, while the image between FF0000H and FF7FFFH is visible only in bank FF.

■ I/O MAP

| Address | Register | Abbrevia- tion | Access | Resource name | Initial value |
|-----------------|---------------------------------------|-------------------|--------|---|---------------|
| 00н | Port 0 Data Register | PDR0 | R/W | Port 0 | XXXXXXXXB |
| 01н | Port 1 Data Register | PDR1 | R/W | Port 1 | XXXXXXXXB |
| 02н | Port 2 Data Register | PDR2 | R/W | Port 2 | XXXXXXXXB |
| 03н | Port 3 Data Register | PDR3 | R/W | Port 3 | XXXXXXXXB |
| 04н | Port 4 Data Register | PDR4 | R/W | Port 4 | XXXXXXXXB |
| 05н | Port 5 Data Register | PDR5 | R/W | Port 5 | XXXXXXXXB |
| 06н | Port 6 Data Register | PDR6 | R/W | Port 6 | XXXXXXXXB |
| 07н to 0Ан | | Reserve | ed | | |
| 0Вн | Port 5 Analog Input Enable Register | ADER5 | R/W | Port 5, A/D | 111111111в |
| 0Сн | Port 6 Analog Input Enable Register | ADER6 | R/W | Port 6, A/D | 111111111в |
| 0Дн | | Reserve | ed | | |
| 0Ен | Input Level Select Register 0 | ILSR0 | R/W | Ports | 0000000В |
| 0Гн | Input Level Select Register 1 | ILSR1 | R/W | Ports | 0000000В |
| 10н | Port 0 Direction Register | DDR0 | R/W | Port 0 | 0000000В |
| 11н | Port 1 Direction Register | DDR1 | R/W | Port 1 | 0000000В |
| 12н | Port 2 Direction Register | DDR2 | R/W | Port 2 | ХХ000000в |
| 13н | Port 3 Direction Register | DDR3 | R/W | Port 3 | 0000000В |
| 14н | Port 4 Direction Register | DDR4 | R/W | Port 4 | ХХ000000в |
| 15н | Port 5 Direction Register | DDR5 | R/W | Port 5 | Х000000В |
| 16н | Port 6 Direction Register | DDR6 | R/W | Port 6 | 0000000В |
| 17н to 19н | | Reserve | ed | | |
| 1 A H | SIN input Level Setting Register | DDRA | W | UART2, UART3 | X00XXXXXB |
| 1Вн | | Reserve | ed | | |
| 1Сн | Port 0 Pull-up Control Register | PUCR0 | R/W | Port 0 | 0000000В |
| 1D _H | Port 1 Pull-up Control Register | PUCR1 | R/W | Port 1 | 0000000В |
| 1Ен | Port 2 Pull-up Control Register | PUCR2 | R/W | Port 2 | 0000000В |
| 1F _H | Port 3 Pull-up Control Register | PUCR3 | R/W | Port 3 | 0000000В |
| 20н to 37н | | Reserve | ed | | |
| 38н | PPG 4 Operation Mode Control Register | PPGC4 | W, R/W | | 0Х000ХХ1в |
| 39н | PPG 5 Operation Mode Control Register | PPGC5 | W, R/W | 16-bit Programmable Pulse Generator 4/5 | 0Х00001в |
| 3Ан | PPG 4/5 Count Clock Select Register | PPG45 | R/W | 1 4/5 | 000000Х0в |
| 3Вн | Address Detect Control Register 1 | PACSR1 | R/W | Address Match Detection 1 | 00000000в |

| Address | Register | Abbrevia- tion | Access | Resource name | Initial value |
|------------------------|--|-------------------|--------|---|-----------------------|
| 3Сн | PPG 6 Operation Mode Control Register | PPGC6 | W, R/W | | 0Х000ХХ1в |
| 3Dн | PPG 7 Operation Mode Control Register | PPGC7 | W, R/W | 16-bit Programmable Pulse Generator 6/7 | 0Х00001в |
| 3Ен | PPG 6/7 Count Clock Select Register | PPG67 | R/W | T died delibrator of | 000000Х0в |
| 3Fн | | Reserve | ed | | |
| 40н | PPG 8 Operation Mode Control Register | PPGC8 | W, R/W | 101115 | 0Х000ХХ1в |
| 41н | PPG 9 Operation Mode Control Register | PPGC9 | W, R/W | 16-bit Programmable Pulse Generator 8/9 | 0Х00001в |
| 42н | PPG 8/9 Count Clock Select Register | PPG89 | R/W | T died deficiation 6/6 | 000000Х0в |
| 43н | | Reserve | ed | | |
| 44н | PPG A Operation Mode Control Register | PPGCA | W, R/W | | 0Х000ХХ1в |
| 45н | PPG B Operation Mode Control Register | PPGCB | W, R/W | 16-bit Programmable Pulse Generator A/B | 0Х000001в |
| 46н | PPG A/B Count Clock Select Register | PPGAB | R/W | T dioc deriorator 702 | 000000Х0в |
| 47н | | Reserve | ed | | |
| 48н | PPG C Operation Mode Control Register | PPGCC | W,R/W | | 0Х000ХХ1в |
| 49н | PPG D Operation Mode Control Register | PPGCD | W,R/W | 16-bit Programmable Pulse Generator C/D | 0Х00001в |
| 4A H | PPG C/D Count Clock Select Register | PPGCD | R/W | T dies denotator 6/B | 000000Х0в |
| 4Вн | Reserved | | | | |
| 4Сн | PPG E Operation Mode Control Register | PPGCE | W,R/W | 40 1-21 10 | 0Х000ХХ1в |
| 4Dн | PPG F Operation Mode Control Register | PPGCF | W,R/W | 16-bit Programmable Pulse Generator E/F | 0Х000001в |
| 4Ен | PPG E/F Count Clock Select Register | PPGEF | R/W | r dies derierater z/r | 000000Х0в |
| 4F _H | | Reserve | ed | | |
| 50н | Input Capture Control Status Register 0/1 | ICS01 | R/W | Input Capture 0/1 | 0000000В |
| 51н | Input Capture Edge Register 0/1 | ICE01 | R/W, R | | XXX0X0XX _B |
| 52н, 53н | | Reserve | ed | | |
| 54н | Input Capture Control Status Register 4/5 | ICS45 | R/W | Input Capture 4/5 | 00000000в |
| 55н | Input Capture Edge Register 4/5 | ICE45 | R | | XXXXXXX |
| 56н | Input Capture Control Status Register 6/7 | ICS67 | R/W | Input Capture 6/7 | 00000000в |
| 57н | Input Capture Edge Register 6/7 | ICE67 | R/W, R | | XXX000XX _B |
| 58н to 5Вн | | Reserve | ed | | |
| 5Сн | Output Compare Control Status Register 4 | OCS4 | R/W | Output Compare 4/5 | 0000XX00 _B |
| 5Dн | Output Compare Control Status Register 5 | OCS5 | R/W | Output Compare 4/5 | 0ХХ00000в |

(Continued)

35

DS07-13737-6E

| 5EH F 5FH F 60H | Output Compare Control Status Register 6 Output Compare Control Status Register 7 Timer Control Status Register 0 | OCS6 | R/W | | |
|-----------------------|---|--------|----------|---|-----------------------|
| 5FH 60н | Register 7 Timer Control Status Register 0 | OCS7 | | Output Compare 6/7 | 0000XX00в |
| | | | R/W | Output Compare 6/7 | 0ХХ00000в |
| 61 | | TMCSR0 | R/W | 16-bit Reload Timer 0 | 0000000В |
| ОТН | Timer Control Status Register 0 | TMCSR0 | R/W | TO-DIL Neloau Tilliel O | XXXX0000B |
| 62н | Timer Control Status Register 1 | TMCSR1 | R/W | 16-bit Reload Timer 1 | 0000000В |
| 63н | Timer Control Status Register 1 | TMCSR1 | R/W | 10-bit heload Tiller I | XXXX0000B |
| 64н | Timer Control Status Register 2 | TMCSR2 | R/W | 16-bit Reload Timer 2 | 0000000В |
| 65н | Timer Control Status Register 2 | TMCSR2 | R/W | 16-bit Reload Timer 2 | XXXX0000B |
| 66н | Timer Control Status Register 3 | TMCSR3 | R/W | 16-bit Reload Timer 3 | 0000000В |
| 67н | Timer Control Status Register 3 | TMCSR3 | R/W | 16-bit Reload Timer 3 | XXXX0000B |
| 68н А | A/D Control Status Register 0 | ADCS0 | R/W | | 000XXXX0 _B |
| 69н И | A/D Control Status Register 1 | ADCS1 | R/W | | 0000000Хв |
| 6Ан А | A/D Data Register 0 | ADCR0 | R | A /D . O | 00000000в |
| 6Вн / | A/D Data Register 1 | ADCR1 | R | A/D Converter | XXXXXX00 _B |
| 6Сн / | ADC Setting Register 0 | ADSR0 | R/W | | 0000000В |
| 6Dн <i>И</i> | ADC Setting Register 1 | ADSR1 | R/W | | 0000000В |
| h⊢⊔ l | Low Voltage/CPU Operation Detection Reset Control Register | LVRC | R/W, W | Low Voltage/CPU Operation Detection Reset | 00111000в |
| 6Fн F | ROM Mirror Function Select Register | ROMM | W | ROM Mirror | XXXXXXX1 _B |
| 70н to 7Fн | | Reserv | Reserved | | |
| 80н to 8Fн F | Reserved for CAN Interface 1. Refer to "■ CAN CONTROLLERS" | | | | |
| 90н to 9 А н | Reserved | | | | |
| I GR⊔ I | DMA Descriptor Channel Specification Register | DCSR | R/W | | 00000000в |
| 9Сн [| DMA Status Register L | DSRL | R/W | DMA | 0000000В |
| 9Dн [| DMA Status Register H | DSRH | R/W | | 0000000В |
| 9Ен / | Address Detect Control Register 0 | PACSR0 | R/W | Address Match Detection 0 | 00000000в |
| 9Fн [| Delayed Interrupt/Release Register | DIRR | R/W | Delayed Interrupt | XXXXXXX0 _B |
| ΔΩ | Low-power Consumption Mode Control Register | LPMCR | W,R/W | Low Power Consumption Control Circuit | 00011000в |
| А1н (| Clock Selection Register | CKSCR | R,R/W | Low Power Consumption Control Circuit | 11111100в |
| А2н, А3н | | Reserv | ed | | |

| Address | Register | Abbrevia- tion | Access | Resource name | Initial value |
|---------------|--|-------------------|--------|-------------------|-----------------------|
| А4 н | DMA Stop Status Register | DSSR | R/W | DMA | 0000000В |
| А 5н | Automatic Ready Function Selection Register | ARSR | W | External Memory | 0011ХХ00в |
| А6 н | External Address Output Control Register | HACR | W | Access | 0000000В |
| А7 н | Bus Control Signal Selection Register | ECSR | W | | 000000XB |
| А8 н | Watchdog Control Register | WDTC | R,W | Watchdog Timer | XXXXX111 _B |
| А9 н | Timebase Timer Control Register | TBTC | W,R/W | Timebase timer | 1XX00100 _B |
| ААн | Watch Timer Control Register | WTC | R,R/W | Watch Timer | 1Х001000в |
| АВн | | Reserved | İ | | • |
| АСн | DMA Enable Register L | DERL | R/W | DMA | 0000000В |
| ADн | DMA Enable Register H | DERH | R/W | DMA | 0000000В |
| АЕн | Flash Control Status Register (Flash Devices only. Otherwise reserved) | FMCS | R,R/W | Flash Memory | 000Х0000в |
| А Fн | | Reserved | ĺ | | • |
| В0н | Interrupt Control Register 00 | ICR00 | W,R/W | | 00000111в |
| В1н | Interrupt Control Register 01 | ICR01 | W,R/W | | 00000111в |
| В2н | Interrupt Control Register 02 | ICR02 | W,R/W | | 00000111в |
| ВЗн | Interrupt Control Register 03 | ICR03 | W,R/W | | 00000111в |
| В4н | Interrupt Control Register 04 | ICR04 | W,R/W | | 00000111в |
| В5н | Interrupt Control Register 05 | ICR05 | W,R/W | | 00000111в |
| В6н | Interrupt Control Register 06 | ICR06 | W,R/W | | 00000111в |
| В7н | Interrupt Control Register 07 | ICR07 | W,R/W | Interrupt Central | 00000111в |
| В8н | Interrupt Control Register 08 | ICR08 | W,R/W | Interrupt Control | 00000111в |
| В9н | Interrupt Control Register 09 | ICR09 | W,R/W | | 00000111в |
| ВАн | Interrupt Control Register 10 | ICR10 | W,R/W | | 00000111в |
| ВВн | Interrupt Control Register 11 | ICR11 | W,R/W | | 00000111в |
| ВСн | Interrupt Control Register 12 | ICR12 | W,R/W | | 00000111в |
| ВДн | Interrupt Control Register 13 | ICR13 | W,R/W | | 00000111в |
| ВЕн | Interrupt Control Register 14 | ICR14 | W,R/W | | 00000111в |
| ВГн | Interrupt Control Register 15 | ICR15 | W,R/W | | 00000111в |
| C0н to C9н | | Reserved | I | | (Continued |

| Address | Register | Abbrevia- tion | Access | Resource name | Initial value | |
|-------------------|--|-------------------|-------------|----------------------|---------------|--|
| САн | External Interrupt Enable Register 1 | ENIR1 | R/W | | 0000000В | |
| СВн | External Interrupt Source Register 1 | EIRR1 | R/W | | XXXXXXX | |
| ССн | External Interrupt Level Register 1 | ELVR1 | R/W | External Interrupt 1 | 0000000В | |
| СДн | External Interrupt Level Register 1 | ELVR1 | R/W | External interrupt 1 | 0000000В | |
| СЕн | External Interrupt Source Select Register | EISSR | R/W | | 00000000в | |
| СҒн | PLL/Sub clock Control register | PSCCR | W | PLL | XXXX0000B | |
| D0н | DMA Buffer Address Pointer L | BAPL | R/W | | XXXXXXX | |
| D1 н | DMA Buffer Address Pointer M | BAPM | R/W | | XXXXXXX | |
| D2 н | DMA Buffer Address Pointer H | BAPH | R/W | | XXXXXXX | |
| D3н | DMA Control Register | DMACS | R/W | DMA | XXXXXXX | |
| D4 _н | I/O Register Address Pointer L | IOAL | R/W | DMA | XXXXXXX | |
| D5н | I/O Register Address Pointer H | IOAH | R/W | | XXXXXXX | |
| D 6н | Data Counter L | DCTL | R/W | | XXXXXXXXB | |
| D7 н | Data Counter H | DCTH | R/W | | XXXXXXX | |
| D8н | Serial Mode Register 2 | SMR2 | W,R/W | | 0000000В | |
| D 9н | Serial Control Register 2 | SCR2 | W,R/W | | 0000000В | |
| DAн | Reception/Transmission Data Register 2 | RDR2/ TDR2 | R/W | | 00000000в | |
| DВн | Serial Status Register 2 | SSR2 | R,R/W | UART2 | 00001000в | |
| DCн | Extended Communication Control Register 2 | ECCR2 | R,W, R/W | UARTZ | 000000XXB | |
| DDн | Extended Status/Control Register 2 | ESCR2 | R/W | | 00000100в | |
| DЕн | Baud Rate Generator Register 20 | BGR20 | R/W | | 0000000В | |
| DFн | Baud Rate Generator Register 21 | BGR21 | R/W | | 0000000В | |
| E0н to EFн | | Reserve | ed | | • | |
| F0н to FFн | External area | | | | | |
| 7900н to 7907н | Reserved | | | | | |

| Address | Register | Abbrevia- tion | Access | Resource name | Initial value |
|-------------------|--------------------------|-------------------|--------|------------------------|---------------|
| 7908н | Reload Register L4 | PRLL4 | R/W | | XXXXXXXX |
| 7909н | Reload Register H4 | PRLH4 | R/W | 16-bit Programmable | XXXXXXXX |
| 790Ан | Reload Register L5 | PRLL5 | R/W | Pulse Generator 4/5 | XXXXXXXX |
| 790Вн | Reload Register H5 | PRLH5 | R/W | | XXXXXXXX |
| 790Сн | Reload Register L6 | PRLL6 | R/W | | XXXXXXXX |
| 790Дн | Reload Register H6 | PRLH6 | R/W | 16-bit Programmable | XXXXXXXX |
| 790Ен | Reload Register L7 | PRLL7 | R/W | Pulse Generator 6/7 | XXXXXXXX |
| 790Fн | Reload Register H7 | PRLH7 | R/W | | XXXXXXXX |
| 7910н | Reload Register L8 | PRLL8 | R/W | | XXXXXXXX |
| 7911н | Reload Register H8 | PRLH8 | R/W | 16-bit Programmable | XXXXXXXX |
| 7912н | Reload Register L9 | PRLL9 | R/W | Pulse Generator 8/9 | XXXXXXXX |
| 7913н | Reload Register H9 | PRLH9 | R/W | | XXXXXXXX |
| 7914н | Reload Register LA | PRLLA | R/W | | XXXXXXXX |
| 7915н | Reload Register HA | PRLHA | R/W | 16-bit Programmable | XXXXXXXX |
| 7916н | Reload Register LB | PRLLB | R/W | Pulse Generator A/B | XXXXXXXX |
| 7917н | Reload Register HB | PRLHB | R/W | Gonerator 742 | XXXXXXXX |
| 7918н | Reload Register LC | PRLLC | R/W | | XXXXXXXX |
| 7919н | Reload Register HC | PRLHC | R/W | 16-bit Programmable | XXXXXXXX |
| 791Ан | Reload Register LD | PRLLD | R/W | Pulse Generator C/D | XXXXXXXX |
| 791Вн | Reload Register HD | PRLHD | R/W | | XXXXXXXX |
| 791Сн | Reload Register LE | PRLLE | R/W | | XXXXXXXX |
| 791Dн | Reload Register HE | PRLHE | R/W | 16-bit Programmable | XXXXXXXX |
| 791Ен | Reload Register LF | PRLLF | R/W | Pulse Generator E/F | XXXXXXXX |
| 791 F н | Reload Register HF | PRLHF | R/W | | XXXXXXXX |
| 7920н | Input Capture Register 0 | IPCP0 | R | | XXXXXXXX |
| 7921н | Input Capture Register 0 | IPCP0 | R | | XXXXXXXX |
| 7922н | Input Capture Register 1 | IPCP1 | R | Input Capture 0/1 | XXXXXXXX |
| 7923н | Input Capture Register 1 | IPCP1 | R | | XXXXXXXX |
| 7924н to 7927н | | Reserv | red | | |
| 7928н | Input Capture Register 4 | IPCP4 | R | | XXXXXXXX |
| 7929н | Input Capture Register 4 | IPCP4 | R | Input Conture 4/F | XXXXXXXX |
| 792 А н | Input Capture Register 5 | IPCP5 | R | Input Capture 4/5 | XXXXXXXX |
| 792Вн | Input Capture Register 5 | IPCP5 | R | | XXXXXXXX |

| Address | Register | Abbrevia- tion | Access | Resource name | Initial value | | | |
|-------------------|--------------------------------------|-------------------|--------|--------------------|---------------|--|--|--|
| 792Сн | Input Capture Register 6 | IPCP6 | R | | XXXXXXX | | | |
| 792Dн | Input Capture Register 6 | IPCP6 | R | Input Conturo 6/7 | XXXXXXX | | | |
| 792Ен | Input Capture Register 7 | IPCP7 | R | Input Capture 6/7 | XXXXXXX | | | |
| 792Fн | Input Capture Register 7 | IPCP7 | R | | XXXXXXXXB | | | |
| 7930н to 7937н | Reserved | | | | | | | |
| 7938н | Output Compare Register 4 | OCCP4 | R/W | | XXXXXXXXB | | | |
| 7939н | Output Compare Register 4 | OCCP4 | R/W | Output Compare 4/E | XXXXXXX | | | |
| 793Ан | Output Compare Register 5 | OCCP5 | R/W | Output Compare 4/5 | XXXXXXX | | | |
| 793Вн | Output Compare Register 5 | OCCP5 | R/W | | XXXXXXX | | | |
| 793Сн | Output Compare Register 6 | OCCP6 | R/W | | XXXXXXX | | | |
| 793Dн | Output Compare Register 6 | OCCP6 | R/W | Output Compare 6/7 | XXXXXXX | | | |
| 793Ен | Output Compare Register 7 | OCCP7 | R/W | Output Compare 6/7 | XXXXXXX | | | |
| 793Гн | Output Compare Register 7 | OCCP7 | R/W | | XXXXXXX | | | |
| 7940н | Timer Data Register 0 | TCDT0 | R/W | | 0000000В | | | |
| 7941н | Timer Data Register 0 | TCDT0 | R/W | I/O Timer 0 | 0000000В | | | |
| 7942н | Timer Control Status Register 0 | TCCSL0 | R/W | 1/O Timer 0 | 0000000В | | | |
| 7943н | Timer Control Status Register 0 | TCCSH0 | R/W | | 0XXXXXXXB | | | |
| 7944н | Timer Data Register 1 | TCDT1 | R/W | | 0000000В | | | |
| 7945н | Timer Data Register 1 | TCDT1 | R/W | I/O Timer 1 | 0000000В | | | |
| 7946н | Timer Control Status Register 1 | TCCSL1 | R/W | 1/O Tilliel I | 0000000В | | | |
| 7947н | Timer Control Status Register 1 | TCCSH1 | R/W | | 0XXXXXXXB | | | |
| 7948н | Timer Register 0/Reload Register 0 | TMR0/ | R/W | 16-bit Reload | XXXXXXXXB | | | |
| 7949н | Timer register of reload register o | TMRLR0 | R/W | Timer 0 | XXXXXXX | | | |
| 794Ан | Timer Register 1/Reload Register 1 | TMR1/ | R/W | 16-bit Reload | XXXXXXX | | | |
| 794Вн | Timor register i/rieloau riegister i | TMRLR1 | R/W | Timer 1 | XXXXXXX | | | |
| 794Сн | Timer Register 2/Reload Register 2 | TMR2/ | R/W | 16-bit Reload | XXXXXXX | | | |
| 794Dн | Timer register Zineloau negister Z | TMRLR2 | R/W | Timer 2 | XXXXXXX | | | |
| 794Ен | Timer Register 3/Reload Register 3 | TMR3/ | R/W | 16-bit Reload | XXXXXXX | | | |
| 794Fн | Time: Hegister of Teloau Hegister o | TMRLR3 | R/W | Timer 3 | XXXXXXXXB | | | |
| | | | | | | | | |

| Address | Register | Abbrevia- tion | Access | Resource name | Initial value | |
|--------------------------|--|-------------------|-------------|------------------------------|-----------------------|--|
| 7950н | Serial Mode Register 3 | SMR3 | W, R/W | | 0000000В | |
| 7951н | Serial Control Register 3 | SCR3 | W, R/W | | 0000000В | |
| 7952н | Reception/Transmission Data Register 3 | RDR3/ TDR3 | R/W | | 0000000В | |
| 7953н | Serial Status Register 3 | SSR3 | R,R/W | UART3 | 00001000в | |
| 7954н | Extended Communication Control Register 3 | ECCR3 | R,W, R/W | UANTS | 000000XXB | |
| 7955н | Extended Status/Control Register 3 | ESCR3 | R/W | | 00000100в | |
| 7956н | Baud Rate Generator Register 30 | BGR30 | R/W | | 0000000В | |
| 7957н | Baud Rate Generator Register 31 | BGR31 | R/W | | 0000000В | |
| 7958н, 7959н | | Reserve | ed | | | |
| 7960н | Clock Monitor Function Control Register | CSVCR | R, R/W | Clock Monitor | 00011100в | |
| 7961н to 796Dн | Reserved | | | | | |
| 796Ен | CAN Direct Mode Register | CDMR | R/W | CAN Clock Sync | XXXXXXX0 _B | |
| 796Гн | | Reserve | ed | | | |
| 7970н | I ² C Bus Status Register 0 | IBSR0 | R | | 0000000В | |
| 7971н | I ² C Bus Control Register 0 | IBCR0 | W,R/W | | 0000000В | |
| 7972н | I ² C 10-bit Slave Address Register 0 | ITBAL0 | R/W | | 0000000В | |
| 7973н | To the bit diave Address Hegister o | ITBAH0 | R/W | | 0000000В | |
| 7974н | I ² C 10-bit Slave Address Mask Register | ITMKL0 | R/W | I ² C Interface 0 | 111111111 | |
| 7975н | 0 | ITMKH0 | R/W | | 00111111в | |
| 7976н | I ² C 7-bit Slave Address Register 0 | ISBA0 | R/W | | 0000000В | |
| 7977н | I ² C 7-bit Slave Address Mask Register 0 | ISMK0 | R/W | | 01111111в | |
| 7978н | I ² C data register 0 | IDAR0 | R/W | | 0000000В | |
| 7979н, 797 А н | | Reserve | ed | | | |
| 797Вн | I ² C Clock Control Register 0 | ICCR0 | R/W | I ² C Interface 0 | 00011111в | |
| 797Сн to 79А1н | | Reserve | ed | | • | |
| 79А2н | Flash Write Control Register 0 | FWR0 | R/W | D 40 " | 0000000В | |
| 79АЗн | Flash Write Control Register 1 | FWR1 | R/W | Dual Operation Flash | 0000000В | |
| 79А4н | Sector Change Setting Register | SSR0 | R/W | | 00XXXXX0 _B | |
| 79А5н to 79С1н | | Reserve | ed | | | |

(Continued)

| Address | Register | Abbrevia- tion | Access | Resource name | Initial value | | | |
|-------------------|--|-------------------|----------------------|---------------------------|---------------|--|--|--|
| 79С2н | Setting Prohibited | | | | | | | |
| 79С3н to 79DFн | Reserved | | | | | | | |
| 79Е0н | Detect Address Setting Register 0 | PADR0 | R/W | | XXXXXXXX | | | |
| 79Е1н | Detect Address Setting Register 0 | PADR0 | R/W | | XXXXXXXX | | | |
| 79Е2н | Detect Address Setting Register 0 | PADR0 | R/W | | XXXXXXXX | | | |
| 79ЕЗн | Detect Address Setting Register 1 | PADR1 | R/W | | XXXXXXXX | | | |
| 79Е4н | Detect Address Setting Register 1 | PADR1 | R/W | Address Match Detection 0 | XXXXXXXX | | | |
| 79Е5н | Detect Address Setting Register 1 | PADR1 | R/W | Detection 0 | XXXXXXXX | | | |
| 79Е6н | Detect Address Setting Register 2 | PADR2 | R/W | | XXXXXXX | | | |
| 79Е7н | Detect Address Setting Register 2 | PADR2 | R/W | | XXXXXXX | | | |
| 79Е8н | Detect Address Setting Register 2 | PADR2 | R/W | | XXXXXXX | | | |
| 79Е9н to 79ЕFн | | Reserve | ed | | | | | |
| 79F0н | Detect Address Setting Register 3 | PADR3 | R/W | | XXXXXXX | | | |
| 79F1н | Detect Address Setting Register 3 | PADR3 | R/W | | XXXXXXX | | | |
| 79F2н | Detect Address Setting Register 3 | PADR3 | R/W | | XXXXXXX | | | |
| 79F3н | Detect Address Setting Register 4 | PADR4 | R/W | | XXXXXXX | | | |
| 79F4н | Detect Address Setting Register 4 | PADR4 | R/W | Address Match Detection 1 | XXXXXXX | | | |
| 79F5н | Detect Address Setting Register 4 | PADR4 | R/W | 20100110111 | XXXXXXX | | | |
| 79F6н | Detect Address Setting Register 5 | PADR5 | R/W | | XXXXXXX | | | |
| 79F7н | Detect Address Setting Register 5 | PADR5 | R/W | | XXXXXXX | | | |
| 79F8н | Detect Address Setting Register 5 | PADR5 | R/W | | XXXXXXX | | | |
| 79F9н to 7BFFн | | Reserve | ed | | • | | | |
| 7C00н to 7CFFн | Reserved for CAN Int | erface 1. Refe | er to " ■ CAN | N CONTROLLERS" | | | | |
| 7D00н to 7DFFн | Reserved for CAN Interface 1. Refer to "■ CAN CONTROLLERS" | | | | | | | |
| 7E00н to 7FFFн | Reserved | | | | | | | |

Notes: • Initial value of "X" represents unknown value.

 Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results reading "X".

■ CAN CONTROLLERS

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbps to 2 Mbps (when input clock is at 16 MHz)

List of Control Registers

| Address | Register | Abbreviation | Access | Initial Value |
|---------|------------------------------------|--------------|----------|----------------|
| CAN1 | negistei | Appreviation | Access | illitial value |
| 000080н | Message buffer enable register | BVALR | R/W | 0000000в |
| 000081н | Wessage buller enable register | DVALIT | 117 VV | 0000000в |
| 000082н | Transmit request register | TREOR | R/W | 0000000в |
| 000083н | Transmit request register | THEGH | 100 | 0000000в |
| 000084н | Transmit cancel register | TCANR | W | 0000000в |
| 000085н | Transmit cancer register TOANT | VV | 0000000в | |
| 000086н | - Transmission complete register | TCR | R/W | 0000000в |
| 000087н | | 1011 | 1000 | 0000000в |
| 000088н | Receive complete register | RCR | R/W | 0000000в |
| 000089н | Tieceive complete register | 11011 | 100 | 0000000в |
| 00008Ан | Remote request receiving register | RRTRR | R/W | 0000000В |
| 00008Вн | Tremote request receiving register | 11111111 | 100 | 0000000в |
| 00008Сн | Receive overrun register | ROVRR | R/W | 0000000в |
| 00008Dн | rieceive overruit register | HOVIIII | 1 1/ VV | 0000000в |
| 00008Ен | Reception interrupt | RIER | R/W | 0000000в |
| 00008Fн | enable register | HIEN | 1 1/ VV | 0000000в |

| Address | - Register | Abbreviation | Access | Initial Value | |
|---------|--------------------------------|--------------|----------|---------------|--|
| CAN1 | negistei | Appleviation | Access | Initial Value | |
| 007D00н | Control status register | CSR | R/W, W | 0XXXX0X1в | |
| 007D01н | Control status register | Con | R/W, R | 00XXX000B | |
| 007D02н | Last event indicator register | LEIR | R/W | 000Х0000в | |
| 007D03н | Last event indicator register | LEIN | □/VV | XXXXXXXXB | |
| 007D04н | Receive/transmit error counter | RTEC | R | 0000000В | |
| 007D05н | neceive/transmit error counter | NIEC | n | 0000000В | |
| 007D06н | Bit timing register | BTR | R/W | 11111111в | |
| 007D07н | | DIN | Π/ ۷ ۷ | Х1111111в | |
| 007D08н | IDE register | IDER | R/W | XXXXXXXXB | |
| 007D09н | IDE register | IDEN | I □/ V V | XXXXXXXXB | |
| 007D0Ан | Transmit DTD register | TRTRR | R/W | 0000000В | |
| 007D0Вн | Transmit RTR register | ININN | Fi/VV | 0000000В | |
| 007D0Сн | Remote frame receive waiting | RFWTR | R/W | XXXXXXXXB | |
| 007D0Dн | register | DEVVID | I □/ V V | XXXXXXXXB | |
| 007D0Ен | Transmit interrupt | TIER | R/W | 0000000В | |
| 007D0Fн | enable register | IIEN | I □/ V V | 0000000В | |
| 007D10н | | | | XXXXXXXXB | |
| 007D11н | Acceptance mask | AMSR | R/W | XXXXXXXXB | |
| 007D12н | select register | AWSh | In/VV | XXXXXXXXB | |
| 007D13н | | | | XXXXXXX | |
| 007D14н | | | | XXXXXXXXB | |
| 007D15н | Acceptance mask register 0 | AMR0 | R/W | XXXXXXXXB | |
| 007D16н | Acceptance mask register 0 | AIVINU | | XXXXXXXXB | |
| 007D17н | 7 | | | XXXXXXXXB | |
| 007D18н | | | | XXXXXXXXB | |
| 007D19н | Acceptance meals register 4 | AMB4 | R/W | XXXXXXXXB | |
| 007D1Ан | Acceptance mask register 1 | AMR1 | | XXXXXXXXB | |
| 007D1Вн | 7 | | | XXXXXXXXB | |

List of Message Buffers (ID Registers)


| Address | Dominton | Abbroviction | A 22222 | Initial Value |
|--------------------------|---------------------|--------------|---------|-----------------------------|
| CAN1 | Register | Abbreviation | Access | Initial Value |
| 007С00н to 007С1Fн | General-purpose RAM | _ | R/W | XXXXXXXB to XXXXXXXXB |
| 007С20н | | | | XXXXXXXXB |
| 007С21н | ID register 0 | IDR0 | R/W | XXXXXXXXB |
| 007С22н | - ID register 0 | IDNU | | XXXXXXXXB |
| 007С23н | | | | XXXXXXX |
| 007С24н | | | | XXXXXXXXB |
| 007С25н | ID register 1 | IDR1 | R/W | XXXXXXXXB |
| 007С26н | - ID register 1 | IDNI | H/VV | XXXXXXXXB |
| 007С27н | | | | XXXXXXXXB |
| 007С28н | | | | XXXXXXXXB |
| 007С29н | ID register 2 | IDR2 | R/W | XXXXXXXXB |
| 007С2Ан | - ID register 2 | IDNZ | 11/ VV | XXXXXXXXB |
| 007С2Вн | | | | XXXXXXXXB |
| 007С2Сн | | | | XXXXXXXXB |
| 007С2Дн | ID register 3 | IDR3 | R/W | XXXXXXX |
| 007С2Ен | - ID register 3 | | | XXXXXXXXB |
| 007С2Гн | | | | XXXXXXX |
| 007С30н | | | | XXXXXXXX |
| 007С31н | ID register 4 | IDR4 | R/W | XXXXXXX |
| 007С32н | - ID register 4 | | | XXXXXXXX |
| 007С33н | | | | XXXXXXX |
| 007С34н | | | | XXXXXXXX |
| 007С35н | ID register 5 | IDR5 | R/W | XXXXXXX |
| 007С36н | ib register 5 | 10113 | 1000 | XXXXXXXX |
| 007С37н | | | | XXXXXXX |
| 007С38н | | | | XXXXXXXXB |
| 007С39н | ID register 6 | IDR6 | R/W | XXXXXXX |
| 007С3Ан | up register o | 10110 | 11/00 | XXXXXXXXB |
| 007С3Вн | | | | XXXXXXX |
| 007С3Сн | | | | XXXXXXXXB |
| 007С3Dн | ID register 7 | IDR7 | R/W | XXXXXXX |
| 007С3Ен | ib legister / | ЮП | H/VV | XXXXXXXXB |
| 007С3Гн | | | | XXXXXXX |

| Address | Pogistor | Abbreviation | 100000 | Initial Value |
|---------|-----------------|--------------|---------------|---------------|
| CAN1 | Register | Appreviation | Access | muai vaiue |
| 007С40н | | | | XXXXXXXX |
| 007С41н | ID register 8 | IDR8 | R/W | XXXXXXXX |
| 007С42н | ib register o | IDITO | 11// | XXXXXXXXB |
| 007С43н | | | | XXXXXXXXB |
| 007С44н | | | | XXXXXXXXB |
| 007С45н | ID register 9 | IDR9 | R/W | XXXXXXXXB |
| 007С46н | ib register 5 | 15113 | 1000 | XXXXXXXXB |
| 007С47н | | XXXXXXXXB | | |
| 007С48н | | | | XXXXXXXXB |
| 007С49н | ID register 10 | IDR10 | R/W | XXXXXXXXB |
| 007С4Ан | ib register to | IDITIO | 11/00 | XXXXXXXX |
| 007С4Вн | | | | XXXXXXXXB |
| 007С4Сн | | | | XXXXXXXX |
| 007С4Dн | ID register 11 | IDR11 | R/W | XXXXXXXXB |
| 007С4Ен | ib register i i | ווחחוו | 11/ ۷۷ | XXXXXXXX |
| 007С4Гн | | | | XXXXXXXXB |
| 007С50н | | | | XXXXXXXX |
| 007С51н | ID register 12 | IDR12 | R/W | XXXXXXXXB |
| 007С52н | ib legister 12 | IDITIZ | 11/00 | XXXXXXXX |
| 007С53н | | | | XXXXXXXXB |
| 007С54н | | | | XXXXXXXX |
| 007С55н | ID register 13 | IDR13 | R/W | XXXXXXXXB |
| 007С56н | ib register to | וווטו | 11/00 | XXXXXXXXB |
| 007С57н | | | | XXXXXXXXB |
| 007С58н | | | | XXXXXXXX |
| 007С59н | ID register 14 | IDR14 | R/W | XXXXXXXXB |
| 007С5Ан | ib register 14 | IUN 14 | Π/ V V | XXXXXXXX |
| 007С5Вн | | | | XXXXXXXXB |
| 007С5Сн | | | | XXXXXXXX |
| 007С5Dн | ID register 15 | IDR15 | R/W | XXXXXXXXB |
| 007С5Ен | | וטאוס | IT/VV | XXXXXXXX |
| 007С5Гн | | | | XXXXXXXXB |

List of Message Buffers (DLC Registers and Data Registers)

| Address | Dogiotor | Abbroviction | A | Initial Value | |
|---------|-----------------|--------------|----------|--|--|
| CAN1 | Register | Abbreviation | Access | Initial Value | |
| 007С60н | DLC register 0 | DLCR0 | R/W | XXXXXXX | |
| 007С61н | DLO register o | DECITO | 1 1/ VV | XXXXXXX | |
| 007С62н | DLC register 1 | DLCR1 | R/W | XXXXXXXX | |
| 007С63н | DEO register i | DEOITI | 11/ 00 | XXXXXXXX | |
| 007С64н | DLC register 2 | DLCR2 | R/W | XXXXXXXXB | |
| 007С65н | DEO register 2 | DEOLIZ | 1 1/ VV | XXXXXXXX | |
| 007С66н | DLC register 3 | DLCR3 | R/W | XXXXXXXX | |
| 007С67н | DLO register 3 | DECITO | 1 1/ VV | XXXXXXXX | |
| 007С68н | DLC register 4 | DLCR4 | R/W | XXXXXXXX | |
| 007С69н | DLO register 4 | DEC114 | 1 1/ VV | XXXXXXX | |
| 007С6Ан | DLC register 5 | DLCR5 | R/W | XXXXXXXX | |
| 007С6Вн | DLO register 3 | DECITO | 1 1/ VV | XXXXXXX | |
| 007С6Сн | DLC register 6 | DLCR6 | R/W | XXXXXXXX | |
| 007С6Дн | DEO register o | BEONO | 1000 | 70000000 | |
| 007С6Ен | DLC register 7 | DLCR7 | R/W | XXXXXXX | |
| 007С6Гн | DEO register 7 | BEOTIT | 11/ 00 | XXXXXXXX | |
| 007С70н | DLC register 8 | DLCR8 | R/W | XXXXXXX | |
| 007С71н | DEO register o | DEONO | 11/ 00 | XXXXXXXX | |
| 007С72н | DLC register 9 | DLCR9 | R/W | XXXXXXX | |
| 007С73н | DEO register 3 | DEONS | 1000 | 70000000 | |
| 007С74н | DLC register 10 | DLCR10 | R/W | XXXXXXX | |
| 007С75н | DEO register ro | DEONTO | 1000 | 70000000 | |
| 007С76н | DLC register 11 | DLCR11 | R/W | XXXXXXXX _B | |
| 007С77н | DEO register 11 | DEORITI | 1000 | 70000000 | |
| 007С78н | DLC register 12 | DLCR12 | R/W | XXXXXXXX _B | |
| 007С79н | DEO register 12 | DEGITIE | 1 1/ • • | 70000700 | |
| 007С7Ан | DLC register 13 | DLCR13 | R/W | XXXXXXX | |
| 007С7Вн | DEO TOGISTET TO | DEOLLIO | I 1/ V V | ////////////////////////////////////// | |
| 007С7Сн | DLC register 14 | DLCR14 | R/W | XXXXXXX | |
| 007С7Дн | DEO TOGISTET 14 | DEOITIT | 1 1/ V V | ////////////////////////////////////// | |
| 007С7Ен | DLC register 15 | DLCR15 | R/W | XXXXXXXX | |
| 007С7Fн | DEO TOGISTET TO | DEOITIO | 1 1/ V V | | |

| Address | Doniston | Abbassistica | | luitial Value |
|--------------------------|-------------------------------|--------------|--------|------------------------------|
| CAN1 | - Register | Abbreviation | Access | Initial Value |
| 007С80н to 007С87н | Data register 0 (8 bytes) | DTR0 | R/W | XXXXXXXB to XXXXXXXXB |
| 007С88н to 007С8Fн | Data register 1 (8 bytes) | DTR1 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007С90н to 007С97н | Data register 2 (8 bytes) | DTR2 | R/W | XXXXXXXB to XXXXXXXXB |
| 007С98н to 007С9Fн | Data register 3 (8 bytes) | DTR3 | R/W | XXXXXXXB to XXXXXXXXB |
| 007СА0н to 007СА7н | Data register 4 (8 bytes) | DTR4 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007СА8н to 007САFн | Data register 5 (8 bytes) | DTR5 | R/W | XXXXXXXB to XXXXXXXXB |
| 007СВ0н to 007СВ7н | Data register 6 (8 bytes) | DTR6 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007СВ8н to 007СВFн | Data register 7 (8 bytes) | DTR7 | R/W | XXXXXXXB to XXXXXXXXB |
| 007СС0н to 007СС7н | Data register 8 (8 bytes) | DTR8 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007СС8н to 007ССFн | Data register 9 (8 bytes) | DTR9 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007CD0н to 007CD7н | Data register 10 (8 bytes) | DTR10 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007CD8н to 007CDFн | Data register 11 (8 bytes) | DTR11 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007СЕ0н to 007СЕ7н | Data register 12 (8 bytes) | DTR12 | R/W | XXXXXXXXB to XXXXXXXXB |
| 007СЕ8н to 007СЕГн | Data register 13 (8 bytes) | DTR13 | R/W | XXXXXXXB to XXXXXXXXB |



| Address | Pagiotor | Abbreviation | A 00000 | Initial Value | | |
|--------------------------|-------------------------------|--------------|---------|-----------------------------|--|--|
| CAN1 | Register | Abbreviation | Access | illitiai value | | |
| 007СF0н to 007СF7н | Data register 14 (8 bytes) | DTR14 | R/W | XXXXXXXB to XXXXXXXXB | | |
| 007СF8н to 007СFFн | Data register 15 (8 bytes) | DTR15 | R/W | XXXXXXXB to XXXXXXXXB | | |

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

| Interrupt cause | El ² OS corre- | DMA ch | Interru | pt vector | | t control ister | |
|-------------------------------|------------------------------|--------|---------|---------------------|--------|--------------------|--|
| · | sponding | number | Number | Address | Number | Address | |
| Reset | N | _ | #08 | FFFFDC⊦ | _ | _ | |
| INT9 instruction | N | _ | #09 | FFFFD8 _H | _ | _ | |
| Exception | N | _ | #10 | FFFFD4 _H | _ | _ | |
| Reserved | N | _ | #11 | FFFFD0 _H | ICR00 | 0000В0н | |
| Reserved | N | _ | #12 | FFFFCC _H | ICHUU | ООООВОН | |
| CAN 1 RX / Input Capture 6 | Y1 | _ | #13 | FFFFC8 _H | ICR01 | 0000В1н | |
| CAN 1 TX/NS / Input Capture 7 | Y1 | _ | #14 | FFFFC4 _H | ICHUI | 0000B1H | |
| I ² C | N | _ | #15 | FFFFC0 _H | ICR02 | 0000В2н | |
| Reserved | N | _ | #16 | FFFFBC⊦ | ICHUZ | 0000BZH | |
| 16-bit Reload Timer 0 | Y1 | 0 | #17 | FFFFB8 _H | ICR03 | 0000ВЗн | |
| 16-bit Reload Timer 1 | Y1 | 1 | #18 | FFFFB4 _H | ICHUS | ООООВЗН | |
| 16-bit Reload Timer 2 | Y1 | 2 | #19 | FFFFB0 _H | ICR04 | 0000В4н | |
| 16-bit Reload Timer 3 | Y1 | _ | #20 | FFFFAC _H | ICN04 | 0000D4H | |
| PPG 4/5 | N | _ | #21 | FFFFA8 _H | ICR05 | 0000В5н | |
| PPG 6/7 | N | _ | #22 | FFFFA4 _H | ICHUS | 0000D3H | |
| PPG 8/9/C/D | N | _ | #23 | FFFFA0 _H | ICR06 | 0000В6н | |
| PPG A/B/E/F | N | _ | #24 | FFFF9C _H | ICHUU | ООООВОН | |
| Timebase Timer | N | _ | #25 | FFFF98 _H | ICR07 | 0000В7н | |
| External Interrupt 8 to 11 | Y1 | 3 | #26 | FFFF94 _H | ICHU/ | 0000Б7н | |
| Watch Timer | N | _ | #27 | FFFF90 _H | ICR08 | 0000В8н | |
| External Interrupt 12 to 15 | Y1 | 4 | #28 | FFFF8C _H | ICHUO | ООООВОН | |
| A/D Converter | Y1 | 5 | #29 | FFFF88 _H | ICR09 | 0000В9н | |
| I/O Timer 0 / I/O Timer 1 | N | _ | #30 | FFFF84 _H | ICHU9 | 0000БЭн | |
| Input Capture 4/5 | Y1 | 6 | #31 | FFFF80 _H | ICR10 | 0000ВАн | |
| Output Compare 4/5 | Y1 | 7 | #32 | FFFF7C _H | ICHIU | UUUUDAH | |
| Input Capture 0/1 | Y1 | 8 | #33 | FFFF78 _H | ICR11 | 0000ВВн | |
| Output Compare 6/7 | Y1 | 9 | #34 | FFFF74 _H | IONII | UUUUDDH | |
| Reserved | N | 10 | #35 | FFFF70⊦ | ICR12 | 000080 | |
| Reserved | N | 11 | #36 | FFFF6C _H | IUNIZ | 0000ВСн | |
| UART 3 RX | Y2 | 12 | #37 | FFFF68⊦ | ICR13 | 0000ВDн | |
| UART 3 TX | Y1 | 13 | #38 | FFFF64 _H | ionis | UUUUDDH | |

(Continued)

| Interrupt cause | El ² OS corre- | DMA ch number | Interrup | ot vector | Interrupt control register | | |
|-------------------|------------------------------|------------------|----------|---------------------|----------------------------|---------|--|
| | sponding | Hullibei | Number | Address | Number | Address | |
| UART 2 RX | Y2 | 14 | #39 | FFFF60 _H | ICR14 | 0000ВЕн | |
| UART 2 TX | Y1 | 15 | #40 | FFFF5C _H | IUN14 | UUUUDEH | |
| Flash Memory | N | _ | #41 | FFFF58⊦ | ICD15 | 0000ВFн | |
| Delayed interrupt | N | _ | #42 | FFFF54 _H | ICR15 | ООООБГН | |

Y1: Usable

Y2: Usable, with El²OS stop function

N : Unusable

Notes: • The peripheral resources sharing the ICR register have the same interrupt level.

• When two peripheral resources share the ICR register, only one can use El²OSat a time.

• When either of the two peripheral resources sharing the ICR register specifies El²OS, the other one cannot use interrupts.


■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

| Parameter | Symbol | Rat | ing | Unit | Remarks |
|--|----------------------|-----------|-----------|-------|---|
| Farameter | Syllibol | Min | Max | Oilit | nemarks |
| | Vcc | Vss - 0.3 | Vss + 6.0 | V | |
| Power supply voltage*1 | AVcc | Vss - 0.3 | Vss + 6.0 | V | $Vcc = AVcc^{*2}$ |
| | AVRH | Vss - 0.3 | Vss + 6.0 | V | AVcc ≥ AVRH*2 |
| Input voltage*1 | Vı | Vss - 0.3 | Vss + 6.0 | V | *3 |
| Output voltage*1 | Vo | Vss - 0.3 | Vss + 6.0 | V | *3 |
| Maximum Clamp Current | I CLAMP | -4.0 | +4.0 | mA | *5 |
| Total Maximum Clamp Current | $\Sigma I_{CLAMP} $ | _ | 40 | mA | *5 |
| "L" level maximum output current | Іоь | _ | 15 | mA | *4 |
| "L" level average output current | lolav | _ | 4 | mA | *4 |
| "L" level maximum overall output current | ΣΙοι | _ | 100 | mA | *4 |
| "L" level average overall output current | Σ lolav | _ | 50 | mA | *4 |
| "H" level maximum output current | Іон | _ | -15 | mA | *4 |
| "H" level average output current | Іонач | _ | -4 | mA | *4 |
| "H" level maximum overall output current | ΣІон | _ | -100 | mA | *4 |
| "H" level average overall output current | ΣΙομαν | _ | -50 | mA | *4 |
| | | _ | 240 | mW | MB90F351(S), MB90F352(S) $+105$ °C < T _A \leq $+125$ °C, Normal operation : maximum frequency 16 MHz |
| Power consumption | P _D | _ | 320 | mW | MB90F351(S), MB90F352(S) -40 °C < T _A ≤ +105 °C, Normal operation : maximum frequency 24 MHz |
| | | _ | 320 | mW | Device other than above |
| Operating temperature | TA | -40 | +105 | °C | |
| Operating temperature | IA | -40 | +125 | °C | *6 |
| Storage temperature | Тѕтс | -55 | +150 | °C | |

(Continued)

- *1: This parameter is based on Vss = AVss = 0 V
- *2: Set AVcc and Vcc to the same voltage. Make sure that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc when the power is switched on.
- *3: V_I and V_O should not exceed V_{CC} + 0.3 V. V_I should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.
- *4: Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45, P50 to P56, P60 to P67
- *5: Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45, P50 to P56 (for evaluation device : P50 to P55), P60 to P67
 - Use within recommended operating conditions.
 - Use at DC voltage (current)
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the +B input pin open.
 - Sample recommended circuits:



*6 : If used exceeding $T_A = +105$ °C, be sure to contact sales for reliability limitations.


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


2. Recommended Operating Conditions

(Vss = AVss = 0 V)

| Parameter | Symbol | | Value | | Unit | Remarks |
|-----------------------|--------------|-----|-------|------|-------|---|
| rarameter | Symbol | Min | Тур | Max | Oilit | Hemarks |
| | | 4.0 | 5.0 | 5.5 | V | Under normal operation |
| Power supply voltage | Vcc, AVcc | 3.5 | 5.0 | 5.5 | ٧ | Under normal operation, when not using the A/D converter and not Flash programming. |
| | AVCC | 4.5 | 5.0 | 5.5 | V | When External bus is used. |
| | | 3.0 | _ | 5.5 | V | Maintains RAM data in stop mode |
| Smooth capacitor | Cs | 0.1 | | 1.0 | μF | Use a ceramic capacitor or capacitor of better AC characteristics. Bypass capacitor at the Vcc pin should be greater than this capacitor. |
| | | -40 | | +105 | °C | MB90F352(S) fcp ≤ 24MHz |
| Operating temperature | TA | -40 | | +125 | °C | *, MB90F352(S) fcP ≤ 16MHz, Devices with A-suffix |

^{*:} If used exceeding $T_A = +105$ °C, be sure to contact sales for reliability limitations.





WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

 $\begin{tabular}{ll} $(MB90F352(S)/MB90F351(S): $T_A = -40 $^{\circ}$C to $+105 $^{\circ}$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V$) \\ $(MB90F352(S)/MB90F351(S): $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 16 MHz, $V_{SS} = AV_{SS} = 0 V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V$) \\ \end{tabular}$

| Davamatav | Sym- | Di- | Condition | | Value | | l lm!4 | Domostro |
|----------------------------------|------------------|----------------------------------|---|-----------|-------|-----------|--------|---|
| Parameter | bol | Pin | Condition | Min | Тур | Max | Unit | Remarks |
| | V _{IHS} | _ | _ | 0.8 Vcc | _ | Vcc + 0.3 | V | Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50) |
| V | Viha | _ | | 0.8 Vcc | _ | Vcc + 0.3 | ٧ | Pin inputs if AUTOMOTIVE input levels are selected |
| Input H voltage | VIHT | _ | | 2.0 | _ | Vcc + 0.3 | ٧ | Pin inputs if TTL input levels are selected |
| (At V _{cc} = 5 V ± 10%) | VIHS | _ | _ | 0.7 Vcc | _ | Vcc + 0.3 | ٧ | P12, P15, P50 inputs if CMOS input levels are selected |
| | Vihi | _ | _ | 0.7 Vcc | _ | Vcc + 0.3 | ٧ | P44, P45 inputs if CMOS hysteresis input levels are selected |
| | VIHR | _ | _ | 0.8 Vcc | _ | Vcc + 0.3 | ٧ | RST input pin (CMOS hysteresis) |
| | VIHM | | | Vcc - 0.3 | | Vcc + 0.3 | V | MD input pin |
| | VILS | _ | _ | Vss - 0.3 | _ | 0.2 Vcc | V | Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50) |
| | VILA | _ | | Vss - 0.3 | _ | 0.5 Vcc | ٧ | Pin inputs if AUTOMOTIVE input levels are selected |
| Input L voltage | VILT | _ | | Vss - 0.3 | _ | 0.8 | ٧ | Pin inputs if TTL input levels are selected |
| (At V _{cc} = 5 V ± 10%) | VILS | _ | _ | Vss - 0.3 | _ | 0.3 Vcc | V | P12, P15, P50 inputs if CMOS input levels are selected |
| | Vılı | _ | _ | Vss - 0.3 | _ | 0.3 Vcc | V | P44, P45 inputs if CMOS hysteresis input levels are selected |
| | VILR | _ | _ | Vss - 0.3 | | 0.2 Vcc | V | RST input pin (CMOS hysteresis) |
| | VILM | _ | _ | Vss - 0.3 | | Vss + 0.3 | V | MD input pin |
| Output H voltage | Vон | Normal outputs | $V_{CC} = 4.5 \text{ V},$ $I_{OH} = -4.0 \text{ mA}$ | Vcc - 0.5 | | _ | ٧ | |
| Output H voltage | Vоні | I ² C current outputs | $V_{CC} = 4.5 \text{ V},$ $I_{OH} = -3.0 \text{ mA}$ | Vcc - 0.5 | | | ٧ | |



```
 \label{eq:mb90F352(S)/MB90F351(S): Ta = -40 °C to +105 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) \\ \mbox{(MB90F352(S)/MB90F351(S): Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 16 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C
```

| Downwater | Sym- | Di- | Candition | | Value | | 11 | Remarks | |
|-----------------------|----------|---|--|-----|-------|-----|------|---|--|
| Parameter | bol | Pin | Condition | Min | Тур | Max | Unit | Remarks | |
| Output L voltage | Vol | Normal outputs | $V_{CC} = 4.5 \text{ V},$ $I_{OL} = 4.0 \text{ mA}$ | _ | | 0.4 | V | | |
| Output L voltage | Voli | I ² C current outputs | Vcc = 4.5 V, IoL = 3.0 mA | | | 0.4 | V | | |
| Input leak current | lı∟ | _ | Vcc = 5.5 V, Vss <v<sub>I<vcc< td=""><td>- 1</td><td>_</td><td>1</td><td>μA</td><td></td></vcc<></v<sub> | - 1 | _ | 1 | μA | | |
| Pull-up resistance | Rup | P00 to P07, P10 to P17, P20 to P25, P30 to P37, RST | _ | 25 | 50 | 100 | kΩ | | |
| Pull-down resistance | Roown | MD2 | _ | 25 | 50 | 100 | kΩ | Except Flash memory devices | |
| | | | Vcc = 5.0 V, Internal frequency : 24 MHz, At normal operation. | _ | 48 | 60 | mA | | |
| | Icc | | Vcc = 5.0 V, Internal frequency : 24 MHz, At writing FLASH memory. | _ | 53 | 65 | mA | Flash memory devices | |
| | | | Vcc = 5.0 V, Internal frequency : 24 MHz, At erasing FLASH memory. | _ | 58 | 70 | mA | Flash memory devices | |
| | Iccs | | Vcc = 5.0 V, Internal frequency : 24 MHz, At Sleep mode. | _ | 25 | 35 | mA | | |
| Power supply | Істѕ | Vcc | Vcc = 5.0 V, Internal frequency : 2 MHz, | _ | 0.3 | 0.8 | mA | Devices without "T"-suffix | |
| current | | • | At Main Timer mode | _ | 0.4 | 1.0 | mA | Devices with "T"-suffix | |
| | ICTSPLL6 | | Vcc = 5.0 V, Internal frequency : 24 MHz, At PLL Timer mode, external frequency = 4 MHz | _ | 4 | 7 | mA | | |
| | IccL | | Vcc = 5.0 V, Internal frequency: 8 kHz, During stopping clock monitor function, At sub clock operation T _A = +25°C | _ | 70 | 140 | μА | MB90F351 MB90F352 MB90F351A MB90F352A MB90F356A MB90351A MB90352A MB90356A MB90357A | |

```
 \label{eq:mb90F352(S)/MB90F351(S): Ta = -40 °C to +105 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) \\ \mbox{(MB90F352(S)/MB90F351(S): Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 16 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C
```

| Downston | Sym- | D: | Condition | | Value | | I I m i i | Domorko | |
|----------------------|-------|-------------|---|-----|-------|-----|-----------|--|--|
| Parameter | bol | Pin | Condition | Min | Тур | Max | Unit | Remarks | |
| | | | Vcc = 5.0 V, Internal frequency: 8 kHz, During operating clock monitor function, At sub clock operation T _A = +25°C | _ | 100 | 200 | μА | MB90F356A MB90F357A MB90356A MB90357A | |
| | | Iccl Vcc | Vcc = 5.0 V, Internal CR oscillation/ 4 division, At sub clock operation T _A = +25°C | _ | 100 | 200 | μА | MB90F356AS MB90F357AS MB90356AS MB90357AS | |
| | Iccl | | Vcc = 5.0 V, Internal frequency: 8 kHz, During stopping clock monitor function, At sub clock operation T _A = +25°C | _ | 120 | 240 | μΑ | MB90F351TA MB90F352TA MB90F356TA MB90F357TA MB90351TA MB90352TA MB90356TA MB90357TA | |
| Power supply current | | | Vcc = 5.0 V, Internal frequency: 8 kHz, During operating clock monitor function, At sub clock operation T _A = +25°C | _ | 150 | 300 | μА | MB90F356TA MB90F357TA MB90356TA MB90357TA | |
| | | | Vcc = 5.0 V, Internal CR oscillation/ 4 division, At sub clock operation T _A = +25°C | _ | 150 | 300 | μA | MB90F356TAS MB90F357TAS MB90356TAS MB90357TAS | |
| | Iccls | | Vcc = 5.0 V, Internal frequency: 8 kHz, During stopping clock monitor function, At sub sleep T _A = +25°C | _ | 20 | 50 | μΑ | MB90F351 MB90F352 MB90F351A MB90F352A MB90F356A MB90F357A MB90351A MB90352A MB90356A MB90357A | |

```
 \label{eq:mb90F352(S)/MB90F351(S): $T_A = -40 °C$ to $+105 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (MB90F352(S)/MB90F351(S): $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 16$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0$ V $\pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0$ V $\pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0$ V $\pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0$ V $\pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0$ V $\pm 10\%$, $T_{CC} = 100\%$, $T_{CC}
```

| Downstan | Sym- | Pin | Condition | | Value | | Unit | Remarks | |
|----------------------|------|--|---|-----|-------|-----|--|--|--|
| Parameter | bol | Pin | Condition | Min | Тур | Max | Unit | Remarks | |
| | | | Vcc = 5.0 V, Internal frequency: 8 kHz, During operating clock monitor function, At sub sleep T _A = +25°C | _ | 60 | 200 | μА | MB90F356A MB90F357A MB90356A MB90357A | |
| | | | Vcc = 5.0 V, Internal CR oscillation/ 4 division, At sub sleep T _A = +25°C | _ | 60 | 200 | μА | MB90F356AS MB90F357AS MB90356AS MB90357AS | |
| Iccls | | Vcc = 5.0 V, Internal frequency: 8 kHz, During stopping clock monitor function, At sub sleep T _A = +25°C | _ | 70 | 150 | μА | MB90F351TA MB90F352TA MB90F356TA MB90F357TA MB90351TA MB90352TA MB90356TA MB90357TA | | |
| Power supply current | | Vcc | Vcc = 5.0 V, Internal frequency: 8 kHz, During operating clock monitor function, At sub sleep T _A = +25°C | _ | 110 | 300 | μА | MB90F356TA MB90F357TA MB90356TA MB90357TA | |
| | | | Vcc = 5.0 V, Internal CR oscillation/ 4 division, At sub sleep T _A = +25°C | _ | 110 | 300 | μА | MB90F356TAS MB90F357TAS MB90356TAS MB90357TAS | |
| | Ісст | | Vcc = 5.0 V, Internal frequency: 8 kHz, During stopping clock monitor function, At watch mode T _A = +25°C | _ | 10 | 35 | μА | MB90F351 MB90F352 MB90F351A MB90F352A MB90F356A MB90F357A MB90351A MB90352A MB90356A MB90357A | |

```
(MB90F352(S)/MB90F351(S): T_A = -40 °C to +105 °C, V_{CC} = 5.0 V \pm 10%, f_{CP} \le 24 MHz, V_{SS} = AV_{SS} = 0 V) (MB90F352(S)/MB90F351(S): T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10%, f_{CP} \le 24 MHz, V_{SS} = AV_{SS} = 0 V) (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10%, f_{CP} \le 24 MHz, V_{SS} = AV_{SS} = 0 V)
```

| Doromotor | rameter Sym- Pin Condition | | | Value | | Unit | Remarks | | |
|----------------------|----------------------------|--|---|----------|-----|------|---------|--|--|
| Parameter | bol | PIII | Condit | IOII | Min | Тур | Max | o i i | nemarks |
| | Iсст | | Vcc = 5.0 V, Internal frequen During operating monitor function At watch mode T _A = +25°C | g clock | | 25 | 150 | μΑ | MB90F356A MB90F357A MB90356A MB90357A |
| Power supply current | | | Vcc = 5.0 V, Internal CR osci 4 division, At watch mode T _A = +25°C | llation/ | _ | 25 | 150 | μΑ | MB90F356AS MB90F357AS MB90356AS MB90357AS |
| | | Vcc | Vcc = 5.0 V, Internal frequen During stopping monitor function At watch mode T _A = +25°C | | 60 | 140 | μА | MB90F351TA MB90F352TA MB90F356TA MB90F357TA MB90351TA MB90352TA MB90356TA MB90357TA | |
| | | | Vcc = 5.0 V, Internal frequen During operating monitor function At watch mode T _A = +25°C | g clock | | 80 | 250 | μΑ | MB90F356TA MB90F357TA MB90356TA MB90357TA |
| | | Vcc = 5.0 V, Internal CR oscillation/ 4 division, At watch mode T _A = +25°C | | | 80 | 250 | μΑ | MB90F356TAS MB90F357TAS MB90356TAS MB90357TAS | |
| | Іссн | | Vcc = 5.0 V, At Stop mode, | | | 7 | 25 | μΑ | Devices without "T"-suffix |
| | | | T _A = +25°C | | 60 | 130 | μΑ | Devices with "T"-suffix | |
| Input capacity | Cin | Other than AVRH, Vcc, | C, AVcc, AVss, Vss, | _ | | 5 | 15 | pF | |

4. AC Characteristics


(1) Clock Timing


 $\begin{array}{l} (MB90F352(S)/MB90F351(S); \ T_A = -40\ ^{\circ}C\ to\ +105\ ^{\circ}C,\ V_{CC} = 5.0\ V\ \pm\ 10\%,\ f_{CP} \leq 24\ MHz,\ V_{SS} = AV_{SS} = 0\ V) \\ (MB90F352(S)/MB90F351(S); \ T_A = -40\ ^{\circ}C\ to\ +125\ ^{\circ}C,\ V_{CC} = 5.0\ V\ \pm\ 10\%,\ f_{CP} \leq 16\ MHz,\ V_{SS} = AV_{SS} = 0\ V) \\ (Device other than above: \ T_A = -40\ ^{\circ}C\ to\ +125\ ^{\circ}C,\ V_{CC} = 5.0\ V\ \pm\ 10\%,\ f_{CP} \leq 24\ MHz,\ V_{SS} = AV_{SS} = 0\ V) \\ \end{array}$

| Davamatav | Cumbal | Di- | | Value | | l lm!t | Remarks |
|--------------------------------|------------|----------|-------|--------|-----|--------|--|
| Parameter | Symbol | Pin | Min | Тур | Max | Unit | nemarks |
| | | | 3 | _ | 16 | MHz | 1/2 (at PLL stop) When using an oscillation circuit |
| | | Va V. | 4 | _ | 16 | MHz | 1 multiplied PLL When using an oscillation circuit |
| | | | 4 | _ | 12 | MHz | 2 multiplied PLL When using an oscillation circuit |
| | | X0, X1 | 4 | _ | 8 | MHz | 3 multiplied PLL When using an oscillation circuit |
| | | | 4 | _ | 6 | MHz | 4 multiplied PLL When using an oscillation circuit |
| | fc | | | _ | 4 | MHz | 6 multiplied PLL When using an oscillation circuit |
| Clock frequency | ic | XO | 3 | _ | 24 | MHz | 1/2 (at PLL stop), When using an external clock |
| | | | 4 | _ | 24 | MHz | 1 multiplied PLL When using an external clock |
| | | | 4 | _ | 12 | MHz | 2 multiplied PLL When using an external clock |
| | | | 4 | _ | 8 | MHz | 3 multiplied PLL When using an external clock |
| | | | 4 | _ | 6 | MHz | 4 multiplied PLL When using an external clock |
| | | | _ | _ | 4 | MHz | 6 multiplied PLL When using an external clock |
| | fcL | X0A, X1A | _ | 32.768 | 100 | kHz | |
| | tcyL | X0, X1 | 62.5 | | 333 | ns | When using an oscillation circuit |
| Clock cycle time | LOTE | X0 | 41.67 | | 333 | ns | When using an external clock |
| | tcyll | X0A, X1A | 10 | 30.5 | | μs | |
| Input clock pulse width | Pwh, Pwl | X0 | 10 | _ | | ns | Duty ratio is about 30% to 70%. |
| Impat clock pulse width | Pwhl, Pwll | X0A | 5 | 15.2 | | μs | Duty fallo is about 50% to 70%. |
| Input clock rise and fall time | tcr, tcf | X0 | _ | _ | 5 | ns | When using an external clock |

```
(MB90F352(S)/MB90F351(S): T_A = -40 °C to +105 °C, V_{CC} = 5.0 V \pm 10%, f_{CP} \le 24 MHz, V_{SS} = AV_{SS} = 0 V) (MB90F352(S)/MB90F351(S): T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10%, f_{CP} \le 24 MHz, V_{SS} = AV_{SS} = 0 V) (Device other than above: T_A = -40 °C to +125 °C, V_{CC} = 5.0 V \pm 10%, f_{CP} \le 24 MHz, V_{SS} = AV_{SS} = 0 V)
```

| Parameter | Symbol | Pin | | Value | | Unit | Remarks |
|---|--------------|------|-------|-------|-----|--------|---|
| Parameter | Syllibol | PIII | Min | Тур | Max | Oilit | neiliaiks |
| | | | 1.5 | | 24 | MHz | MB90F352/(S), MB90F351/(S) When using main clock (T _A \leq +105 °C) |
| Internal operating clock frequency (machine clock) | fср | _ | 1.5 | _ | 16 | IVIIIZ | MB90F352/(S), MB90F351/(S) When using main clock $(T_A \leq +125~^{\circ}\text{C})$ |
| | | | 1.5 | | 24 | MHz | Device other than above, When using main clock |
| | f CPL | | _ | 8.192 | 50 | kHz | When using sub clock |
| | | | 41.67 | | 666 | ns | MB90F352/(S), MB90F351/(S) When using main clock $(T_A \le +105 ^{\circ}\text{C})$ |
| Internal operating clock cycle time (machine clock) | tср | _ | 62.5 | | 000 | 113 | MB90F352/(S), MB90F351/(S) When using main clock $(T_A \le +125 ^{\circ}\text{C})$ |
| | | | 41.67 | _ | 666 | ns | Device other than above, When using main clock |
| | t CPL | | 20 | 122.1 | _ | μs | When using sub clock |






(2) Reset Standby Input

 $\label{eq:mb90F352(S)/MB90F351(S): T_A = -40 °C to +105 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) \\ \mbox{(MB90F352(S)/MB90F351(S): T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 16 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: T_A = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than a$

| Parameter | Symbol | Pin | Value | Unit | Remarks | | |
|------------------|---------------|------|---|---------|---------|---|--|
| Parameter | Syllibol | PIII | Min | Min Max | | nemarks | |
| | | | 500 | _ | ns | Under normal operation | |
| Reset input time | t RSTL | RST | Oscillation time of oscillator* + 100 μs | | μs | In Stop mode, Sub Clock mode, Sub Sleep mode and Watch mode | |
| | | | 100 | | μs | In Main timer mode and PLL timer mode | |

*: Oscillation time of oscillator is the time that the amplitude reaches 90%.


In the crystal oscillator, the oscillation time is between several ms to tens of ms. In FAR / ceramic oscillators, the oscillation time is between hundreds of µs to several ms. With an external clock, the oscillation time is 0 ms.



(3) Power On Reset

 $(MB90F352(S)/MB90F351(S): T_A = -40 \, ^{\circ}C \, to +105 \, ^{\circ}C, \, V_{CC} = 5.0 \, V \pm 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (MB90F352(S)/MB90F351(S): T_A = -40 \, ^{\circ}C \, to +125 \, ^{\circ}C, \, V_{CC} = 5.0 \, V \pm 10\%, \, f_{CP} \leq 16 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to +125 \, ^{\circ}C, \, V_{CC} = 5.0 \, V \pm 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to +125 \, ^{\circ}C, \, V_{CC} = 5.0 \, V \pm 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to +125 \, ^{\circ}C, \, V_{CC} = 5.0 \, V \pm 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to +125 \, ^{\circ}C, \, V_{CC} = 5.0 \, V \pm 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to +125 \, ^{\circ}C, \, V_{CC} = 5.0 \, V \pm 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to +125 \, ^{\circ}C, \, V_{CC} = 5.0 \, V \pm 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to +125 \, ^{\circ}C, \, V_{CC} = 5.0 \, V \pm 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to +125 \, ^{\circ}C, \, V_{CC} = 5.0 \, V \pm 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to +125 \, ^{\circ}C, \, V_{CC} = 5.0 \, V \pm 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to +125 \, ^{\circ}C, \, V_{CC} = 5.0 \, V \pm 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to +125 \, ^{\circ}C, \, V_{CC} = 5.0 \, V \pm 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to +125 \, ^{\circ}C, \, V_{CC} = 5.0 \, V \pm 10\%, \, V_$


| Parameter | Symbol | Pin | Condition | Va | lue | Unit | Remarks | | |
|--------------------|----------|------|-----------|------|-----|-------|-----------------------------|--|--|
| raiailletei | Syllibol | FIII | Condition | Min | Max | Oilit | nemarks | | |
| Power on rise time | t⊓ | Vcc | | 0.05 | 30 | ms | | | |
| Power off time | toff | Vcc | _ | 1 | _ | ms | Due to repetitive operation | | |



(4) Clock Output Timing

 $(T_A = -40 \, ^{\circ}\text{C to} + 105 \, ^{\circ}\text{C}, \, V_{CC} = 5.0 \, \text{V} \pm 10\%, \, V_{SS} = 0.0 \, \text{V}, \, f_{CP} \le 24 \, \text{MHz})$

| Parameter | Symbol | Pin | Condition | Value | | Unit | Remarks | |
|-----------------------------------|---------------|-----|-----------|-------|-----|-------|--------------|--|
| ruidiletei | Cymbol | | | Min | Max | Oilit | nemarks | |
| Cycle time | tcyc | CLK | _ | 62.5 | _ | ns | fcp = 16 MHz | |
| Cycle time | icrc | | | 41.67 | _ | ns | fcp = 24 MHz | |
| $CLK \uparrow \to CLK \downarrow$ | tchcl | CLK | | 20 | _ | ns | fcp = 16 MHz | |
| OLK 1 → OLK ↓ | I CHCL | | _ | 13 | _ | ns | fcp = 24 MHz | |




(5) Bus Timing (Read)

(Ta = -40° C to $+105^{\circ}$ C, Vcc = 5.0 V \pm 10 %, Vss = 0.0 V, fcp \leq 24 MHz)

| Parameter | Sym- | Pin | Condi- | Va | lue | Unit | Remarks |
|---|---------------|-------------------------------------|--------|-------------------|-------------------|-------|---------|
| raiametei | bol | FIII | tion | Min | Max | Offic | nemarks |
| ALE pulse width | t LHLL | ALE | | tcp/2 - 10 | | ns | |
| Valid address → ALE \downarrow time | tavll | ALE, A21 to A16, AD15 to AD00 | | tcp/2 - 20 | _ | ns | |
| $ALE \downarrow \; 	o \; Address \; valid \; time$ | tllax | ALE, AD15 to AD00 | | tcp/2 - 15 | _ | ns | |
| Valid address $ ightarrow \overline{RD} \downarrow$ time | t avrl | A21 toA16, AD15 to AD00, RD | | tcp - 15 | _ | ns | |
| Valid address → Valid data input | tavdv | A21 to A16, AD15 to AD00 | | _ | 5 tcp/2 - 60 | ns | |
| RD pulse width | trlrh | RD | _ | (n*+3/2) tcp - 20 | | ns | |
| $\overline{RD} \downarrow \; 	o \; Valid \; data \; input$ | tRLDV | RD, AD15 to AD00 | | _ | (n*+3/2) tcp - 50 | ns | |
| $\overline{ m RD} \! \uparrow 	o { m Data \ hold \ time}$ | t RHDX | RD, AD15 to AD00 | | 0 | _ | ns | |
| $\overline{RD} \! \uparrow \to ALE \! \uparrow time$ | trhlh | RD, ALE | | tcp/2 - 15 | | ns | |
| $\overline{\text{RD}} \uparrow \to \text{Address valid time}$ | trhax | RD, A21 to A16 | | tcp/2 - 10 | _ | ns | |
| Valid address → CLK ↑ time | tavch | A21 to A16, AD15 to AD00, CLK | | tcp/2 - 16 | _ | ns | |
| $\overline{RD} \downarrow \to CLK \uparrow time$ | trlch | RD, CLK | | tcp/2 - 15 | | ns | |
| $ALE \downarrow \rightarrow \overline{RD} \downarrow time$ | tLLRL | ALE, RD | | tcp/2 - 15 | _ | ns | |

^{*:} n: number of ready cycles




(6) Bus Timing (Write)

 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C, \text{ Vcc} = 5.0 \text{ V} \pm 10 \%, \text{ Vss} = 0.0 \text{ V}, \text{ fcp} \le 24 \text{ MHz})$

| Parameter | Symbol | Pin | Condition | Valu | е | Unit | Remarks |
|--|----------|------------------------------------|-----------|------------------|-----|-------|---------|
| Parameter | Syllibol | PIII | Condition | Min | Max | Ollit | nemarks |
| Valid address \rightarrow WR ↓ time | tavwl | A21 to A16, AD15 to AD00, WR | | tcp-15 | _ | ns | |
| WR pulse width | twLwH | WR | | (n*+3/2)tcp - 20 | _ | ns | |
| Valid data output $\rightarrow \overline{\text{WR}} \uparrow$ time | tоvwн | AD15 to AD00, WR | | (n*+3/2)tcp - 20 | _ | ns | |
| $\overline{ m WR}\!\uparrow ightarrow$ Data hold time | twndx | AD15 to AD00, WR | | 15 | _ | ns | |
| $\overline{ m WR}\!\!\uparrow ightarrow$ Address valid time | twhax | A21 to A16, WR | | tcp/2 - 10 | _ | ns | |
| $\overline{WR}\!\!\uparrow 	oALE\!\!\uparrow time$ | twhlh | WR, ALE | | tcp/2 - 15 | _ | ns | |
| $\overline{WR} \downarrow \to CLK \uparrow time$ | twlch | WR, CLK | | tcp/2 - 15 | | ns | |

^{*:} n: Number of ready cycles




(7) Ready Input Timing

 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C, \text{ Vcc} = 5.0 \text{ V} \pm 10 \%, \text{ Vss} = 0.0 \text{ V}, \text{ fcp} \le 24 \text{ MHz})$

| Parameter | Sym- | Pin | Condition | Va | lue | Units | Remarks | |
|-----------------|---------------|-----|-----------|-----|--------------|-------|--------------|--|
| Parameter | bol | | Condition | Min | Max | Units | | |
| RDY set-up time | t ryhs | RDY | | 45 | _ | ns | fcp = 16 MHz | |
| | LHYHS | וטו | | ns | fcp = 24 MHz | | | |
| RDY hold time | tпүнн | RDY | | 0 | _ | ns | | |

Note: If the RDY set-up time is insufficient, use the auto-ready function.




(8) Hold Timing

(Ta = -40° C to $+105^{\circ}$ C, Vcc = 5.0 V \pm 10 %, Vss = 0.0 V, fcp \leq 24 MHz)

| Parameter | Symbol Pin | | Condition | Va | lue | Units | Remarks |
|---|---------------|-----|-----------|-------------|-------------|-------|---------|
| Parameter | Symbol | | Condition | Min | Max | Units | Hemarks |
| $\begin{array}{c} \text{Pin floating } \to \overline{\text{HAK}} \downarrow \\ \text{time} \end{array}$ | txhal | HAK | | 30 | t cp | ns | |
| $\overline{HAK} \uparrow time \to Pin valid$ time | t hahv | HAK | | t cp | 2 tcp | ns | |

Note : There is more than 1 machine cycle from when HRQ pin reads in until the $\overline{\text{HAK}}$ is changed.



(9) UART 2/3


 $\label{eq:mb90F352(S)/MB90F351(S): Ta = -40 °C to +105 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) \\ \mbox{(MB90F352(S)/MB90F351(S): Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 16 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C to +125 °C, Vcc = 5.0 V \pm 10\%, fcp \le 24 MHz, Vss = AVss = 0 V) } \\ \mbox{(Device other than above: Ta = -40 °C$


| Parameter | Symbol | Pin | Condition | Va | lue | Unit | Remarks |
|--|---------------|---------------------------|---|--------|-----|-------|---------|
| raiailletei | Syllibol | PIII | Condition | Min | Max | Oilit | nemarks |
| Serial clock cycle time | tscyc | SCK2, SCK3 | | 8 tcp* | _ | ns | |
| $SCK \downarrow \; 	o \; SOT \; delay \; time$ | tsLOV | SCK2, SCK3, SOT2, SOT3 | Internal shift clock | -80 | +80 | ns | |
| Valid SIN → SCK ↑ | tıvsн | SCK2, SCK3, SIN2, SIN3 | mode output pins are C₁ = 80 pF + 1 TTL | 100 | | ns | |
| $SCK \uparrow \rightarrow Valid SIN hold time$ | tsнıх | SCK2, SCK3, SIN2, SIN3 | | 60 | | ns | |
| Serial clock "H" pulse width | t shsl | SCK2, SCK3 | | 4 tcp | _ | ns | |
| Serial clock "L" pulse width | t slsh | SCK2, SCK3 | | 4 tcp | | ns | |
| $SCK \downarrow \; 	o \; SOT \; delay \; time$ | tsLOV | SCK2, SCK3, SOT2, SOT3 | External shift clock mode output pins | | 150 | ns | |
| Valid SIN → SCK ↑ | tıvsн | SCK2, SCK3, SIN2, SIN3 | are C∟ = 80 pF + 1 TTL | 60 | | ns | |
| $SCK\!\!\uparrow 	o ValidSINholdtime$ | tsнıх | SCK2, SCK3, SIN2, SIN3 | | 60 | | ns | |

^{*:} Refer to "(1) Clock timing" rating for top (internal operating clock cycle time).

Notes: • AC characteristic in CLK synchronized mode.

• C_L is load capacity value of pins when testing.






(10) Trigger Input Timing

 $\begin{tabular}{ll} $(MB90F352(S)/MB90F351(S): $T_A = -40 $^{\circ}$C to $+105 $^{\circ}$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V$) $ (MB90F352(S)/MB90F351(S): $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 16 MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = 40 MHz, $V_{SS} =$


| Parameter | Symbol | Pin | Condition | Va | lue | Unit | Remarks |
|-------------------|----------------|--|-----------|-------|-----|------|---------|
| | Symbol | | Condition | Min | Max | | Hemaiks |
| Input pulse width | tтrgн tтrgl | INT8 to INT15, INT9R to INT11R, ADTG | _ | 5 tcp | _ | ns | |



(11) Timer Related Resource Input Timing

(MB90F352(S)/MB90F351(S): $T_A = -40$ °C to +105 °C, $V_{CC} = 5.0$ V \pm 10%, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) (MB90F352(S)/MB90F351(S): $T_A = -40$ °C to +125 °C, $V_{CC} = 5.0$ V \pm 10%, $f_{CP} \le 16$ MHz, $V_{SS} = AV_{SS} = 0$ V) (Device other than above: $T_A = -40$ °C to +125 °C, $V_{CC} = 5.0$ V \pm 10%, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V)


| Parameter | Symbol | Pin | Condition | Val | lue | Unit | Remarks |
|-------------------|----------------|--|-----------|-------|-----|-------|---------|
| Parameter | Syllibol | F | | Min | Max | Oilit | Hemaiks |
| Input pulse width | ttiwh ttiwl | TIN1, TIN3, IN0, IN1, IN4 to IN7 | _ | 4 tcp | | ns | |



(12) Timer Related Resource Output Timing

 $\label{eq:mb90F352(S)/MB90F351(S): $T_A = -40 °C$ to $+105 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (MB90F352(S)/MB90F351(S): $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 16$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V) $ (Device other than above: $T_A = -40 °C$ to $-125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = 400 °C$ to $-125 °C$, $V_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = 400 °C$, $V_{CC} = 5.0 V$, V_{CC

| Parameter | Symbol | Pin | Condition | Value | | Unit | Remarks |
|---|----------|--|-----------|-------|-----|-------|---------|
| Parameter | Syllibol | | | Min | Max | Oilit | Hemarks |
| $CLK\!\!\uparrow \to T$ оит change time | tто | TOT1, TOT3, PPG4, PPG6, PPG8 to PPGF | _ | 30 | _ | ns | |




(13) I2C Timing

 $(MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V)$ $(MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V)$ $(Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V)$


| Parameter | Symbol | Condition | Standard-mode | | Fast-mode*4 | | Unit |
|--|------------------|--|---------------|--------|-------------|-------|------|
| Parameter | Syllibol | Condition | Min | Max | Min | Max | Onit |
| SCL clock frequency | fscL | | 0 | 100 | 0 | 400 | kHz |
| Hold time for (repeated) START condition SDA $\downarrow \rightarrow$ SCL \downarrow | t hdsta | | 4.0 | | 0.6 | _ | μs |
| "L" width of the SCL clock | tLOW | | 4.7 | | 1.3 | _ | μs |
| "H" width of the SCL clock | t HIGH | | 4.0 | _ | 0.6 | _ | μs |
| Set-up time for a repeated START condition SCL $\uparrow \rightarrow$ SDA \downarrow | t susta | $R = 1.7 \text{ k}\Omega$, $C = 50 \text{ pF}^{*1}$ | 4.7 | | 0.6 | _ | μs |
| Data hold time SCL↓→SDA↓↑ | thddat | | 0 | 3.45*2 | 0 | 0.9*3 | μs |
| Data set-up time SDA↓↑→SCL↑ | tsudat | | 250*5 | | 100*5 | | ns |
| Set-up time for STOP condition SCL↑→SDA↑ | tsusто | | 4.0 | _ | 0.6 | | μs |
| Bus free time between STOP condition and START condition | t _{BUS} | | 4.7 | | 1.3 | | μs |

- *1: R,C: Pull-up resistor and load capacitor of the SCL and SDA lines.
- *2: The maximum thddat has only to be met if the device does not stretch the "L" width (tLow) of the SCL signal.
- *3 : A Fast-mode I^2C -bus device can be used in a Standard-mode I^2C -bus system, but the requirement $t_{SUDAT} \ge 250$ ns must then be met.
- *4: For use at over 100 kHz, set the machine clock to at least 6 MHz.
- *5: Refer to ". Note of SDA, SCL set-up time".



Note: The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.



5. A/D Converter

 $(MB90F352(S)/MB90F351(S): T_A = -40 \, ^{\circ}C \, to \, +105 \, ^{\circ}C, \, 3.0 \, V \leq AVRH, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (MB90F352(S)/MB90F351(S): T_A = -40 \, ^{\circ}C \, to \, +125 \, ^{\circ}C, \, 3.0 \, V \leq AVRH, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 16 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to \, +125 \, ^{\circ}C, \, 3.0 \, V \leq AVRH, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to \, +125 \, ^{\circ}C, \, 3.0 \, V \leq AVRH, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to \, +125 \, ^{\circ}C, \, 3.0 \, V \leq AVRH, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to \, +125 \, ^{\circ}C, \, 3.0 \, V \leq AVRH, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to \, +125 \, ^{\circ}C, \, 3.0 \, V \leq AVRH, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{SS} = AV_{SS} = 0 \, V) \\ (Device other than above: T_A = -40 \, ^{\circ}C \, to \, +125 \, ^{\circ}C, \, 3.0 \, V \leq AVRH, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = 5.0 \, V \pm \, 10\%, \, f_{CP} \leq 24 \, MHz, \, V_{CC} = AV_{CC} = AV_{CC$


| Dougnotor | Cymahal | D: | Value | | | | Damanda |
|---------------------------------|------------------|-------------|-------------------|-------------------|----------------------------|------|----------------------|
| Parameter | Symbol | Pin | Min | Тур | Max | Unit | Remarks |
| Resolution | | _ | _ | _ | 10 | bit | |
| Total error | | _ | _ | _ | ±3.0 | LSB | |
| Nonlinearity error | _ | _ | _ | _ | ±2.5 | LSB | |
| Differential nonlinearity error | _ | _ | _ | _ | ±1.9 | LSB | |
| Zero reading voltage | Vот | AN0 to AN14 | AVss – 1.5 LSB | AVss + 0.5 LSB | AV _{SS} + 2.5 LSB | V | |
| Full scale reading voltage | V _{FST} | AN0 to AN14 | AVRH – 3.5 LSB | AVRH – 1.5 LSB | AVRH + 0.5 LSB | V | |
| Compare time | _ | _ | 1.0 | | 16,500 | μs | 4.5 V ≤ AVcc ≤ 5.5 V |
| Compare time | | | 2.0 | _ | | | 4.0 V ≤ AVcc < 4.5 V |
| Sampling time | _ | _ | 0.5 | | 8 | μs | 4.5 V ≤ AVcc ≤ 5.5 V |
| | | | 1.2 | | | | 4.0 V ≤ AVcc < 4.5 V |
| Analog port input current | lain | AN0 to AN14 | -0.3 | _ | +0.3 | μА | |
| Analog input voltage range | Vain | AN0 to AN14 | AVss | _ | AVRH | V | |
| Reference voltage range | _ | AVRH | AVss + 2.7 | _ | AVcc | V | |
| Power supply | lΑ | AVcc | _ | 3.5 | 7.5 | mA | |
| current | Іан | AVcc | _ | _ | 5 | μΑ | * |
| Reference voltage supply | lR | AVRH | _ | 600 | 900 | μΑ | |
| current IRH | | AVRH | | _ | 5 | μΑ | * |
| Offset between input channels | _ | AN0 to AN14 | | | 4 | LSB | |

^{*:} If A/D converter is not operating, a current when CPU is stopped is applicable (Vcc = AVcc = AVRH = 5.0 V).

Notes on A/D Converter Section

. About the external impedance of the analog input and its sampling time


A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also if the sampling time cannot be sufficient, connect a capacitor of about 0.1 µF to the analog input pin.




• Flash memory device

· Relation between External impedance and minimum sampling time

(MB90F352(S), MB90F351A(S), MB90F352A(S), MB90F351TA(S), MB90F352TA(S), MB90F356A(S), MB90F357A(S), MB90F356TA(S), MB90F357TA(S))







• MASK ROM device

· Relation between External impedance and minimum sampling time

 $(MB90V340A-101/102/103/104, \, MB90351A(S), \, MB90352A(S), \, MB90351TA(S), \, MB90352TA(S), \, MB90356A(S), \, MB90357A(S), \, MB90357TA(S))$





About the error

Values of relative errors grow larger, as |AVRH - AVss| becomes smaller.

6. Definition of A/D Converter Terms

Resolution : Analog variation that is recognized by an A/D converter.


Non linearity : Deviation between a line across zero-transition line ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") error and full-scale transition line ("11 1111 1110" $\leftarrow \rightarrow$ "11 1111 1111") and actual conversion

characteristics.

Differential : Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal linearity error value.

Total error : Difference between an actual value and a theoretical value. A total error includes zero tran-

sition error, full-scale transition error, and linear error.



Total error of digital output "N" =
$$\frac{V_{NT} - \{1 \text{ LSB} \times (N-1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}}$$
 [LSB]

1 LSB = (Ideal value)
$$\frac{AVRH - AV_{SS}}{1024}$$
 [V]


N : A/D converter digital output value

Vot (Ideal value) = AVss + 0.5 LSB [V]

V_{FST} (Ideal value) = AVRH - 1.5 LSB [V]

 V_{NT} : A voltage at which digital output transits from (N-1) to N.





7. Flash Memory Program/Erase Characteristics

Flash Memory

| Parameter | Conditions | | Value | | Unit | Remarks | |
|--------------------------------------|---|--------|-------|-------|-------|--|--|
| Parameter | Conditions | Min | Тур | Max | Oilit | nemarks | |
| Sector erase time | | _ | 1 | 15 | s | Excludes programming prior to erasure | |
| Chip erase time | $T_A = +25 ^{\circ}C$ $V_{CC} = 5.0 V$ | _ | 9 | _ | s | Excludes programming prior to erasure | |
| Word (16-bit width) programming time | | _ | 16 | 3,600 | μs | Except for the overhead time of the system level | |
| Program/Erase cycle | | 10,000 | _ | _ | cycle | | |
| Flash Memory Data Retention Time | Average T _A = +85 °C | 20 | _ | _ | year | * | |

^{*:} This value comes from the technology qualification.

(Using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C)

Dual Operation Flash Memory

| Parameter | Conditions | Value | | | Unit | Remarks |
|---|------------------------------------|--------|-----|-------|-------|--|
| Parameter | Conditions | Min | Тур | Max | Offic | nemarks |
| Sector erase time (4 Kbytes sector) | T _A = +25 °C | _ | 0.2 | 0.5 | s | Excludes programming prior to erasure |
| Sector erase time (16 Kbytes sector) | | | 0.5 | 7.5 | s | Excludes programming prior to erasure |
| Chip erase time | Vcc = 5.0 V | _ | 4.6 | _ | S | Excludes programming prior to erasure |
| Word (16-bit width) programming time | | _ | 64 | 3,600 | μs | Except for the overhead time of the system level |
| Program/Erase cycle | | 10,000 | _ | _ | cycle | |
| Flash Memory Data Retention Time | Average T _A = +85 °C | 20 | _ | _ | year | * |

^{*:} This value comes from the technology qualification.

(Using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C)


■ ORDERING INFORMATION


| Part number | Package | Remarks | | |
|----------------|---------------------------------------|--------------------------------------|--|--|
| MB90F351PMC | | Flash memory products | | |
| MB90F351SPMC | 64-pin plastic LQFP FPT-64P-M23 | (64 Kbytes) | | |
| MB90F352PMC | 12mm □, 0.65mm pitch | Flash memory products (128 Kbytes) | | |
| MB90F352SPMC | | | | |
| MB90F351APMC | | | | |
| MB90F351ASPMC | | | | |
| MB90F351TAPMC | | | | |
| MB90F351TASPMC | 64-pin plastic LQFP FPT-64P-M23 | Dual operation Flash memory products | | |
| MB90F356APMC | 12mm □, 0.65mm pitch | (64 Kbytes) | | |
| MB90F356ASPMC | | (= = ; = = , | | |
| MB90F356TAPMC | | | | |
| MB90F356TASPMC | | | | |
| MB90F352APMC | | | | |
| MB90F352ASPMC | | | | |
| MB90F352TAPMC | 64-pin plastic LQFP | | | |
| MB90F352TASPMC | FPT-64P-M23 | Dual operation | | |
| MB90F357APMC | 12mm □, 0.65mm pitch | Flash memory products (128 Kbytes) | | |
| MB90F357ASPMC | | (1201105) | | |
| MB90F357TAPMC | | | | |
| MB90F357TASPMC | | | | |
| MB90351APMC | | | | |
| MB90351ASPMC | | | | |
| MB90351TAPMC | | | | |
| MB90351TASPMC | 64-pin plastic LQFP FPT-64P-M23 | MASK ROM products | | |
| MB90356APMC | 12mm □, 0.65mm pitch | (64 Kbytes) | | |
| MB90356ASPMC | | | | |
| MB90356TAPMC | | | | |
| MB90356TASPMC | | | | |
| MB90352APMC | | | | |
| MB90352ASPMC | | | | |
| MB90352TAPMC | | | | |
| MB90352TASPMC | 64-pin plastic LQFP FPT-64P-M23 | MASK ROM products | | |
| MB90357APMC | — FPT-64P-M23 12mm □, 0.65mm pitch | (128 Kbytes) | | |
| MB90357ASPMC | | | | |
| MB90357TAPMC | | | | |
| MB90357TASPMC | | | | |

| (Continued) | | | | |
|-----------------|---|--|--|--|
| Part number | Package | Remarks | | |
| MB90F351APMC1 | | | | |
| MB90F351ASPMC1 | | | | |
| MB90F351TAPMC1 | 04 - 1 - 1 - 1 - 0 - 0 | D. aliana salian | | |
| MB90F351TASPMC1 | 64-pin plastic LQFP FPT-64P-M24 | Dual operation Flash memory products* | | |
| MB90F356APMC1 | 10 mm | (64 Kbytes) | | |
| MB90F356ASPMC1 | | | | |
| MB90F356TAPMC1 | | | | |
| MB90F356TASPMC1 | | | | |
| MB90F352APMC1 | | | | |
| MB90F352ASPMC1 | | | | |
| MB90F352TAPMC1 | | | | |
| MB90F352TASPMC1 | 64-pin plastic LQFP FPT-64P-M24 | Dual operation | | |
| MB90F357APMC1 | 10 mm □, 0.50 mm pitch | Flash memory products* (128 Kbytes) | | |
| MB90F357ASPMC1 | | (| | |
| MB90F357TAPMC1 | | | | |
| MB90F357TASPMC1 | | | | |
| MB90351APMC1 | | | | |
| MB90351ASPMC1 | | | | |
| MB90351TAPMC1 | | | | |
| MB90351TASPMC1 | 64-pin plastic LQFP | MASK ROM products* | | |
| MB90356APMC1 | — FPT-64P-M24 10 mm □, 0.50 mm pitch | (64 Kbytes) | | |
| MB90356ASPMC1 | | | | |
| MB90356TAPMC1 | | | | |
| MB90356TASPMC1 | | | | |
| MB90352APMC1 | | | | |
| MB90352ASPMC1 | | | | |
| MB90352TAPMC1 | | | | |
| MB90352TASPMC1 | 64-pin plastic LQFP | MASK ROM products* | | |
| MB90357APMC1 | — FPT-64P-M24 10 mm □, 0.50 mm pitch | (128 Kbytes) | | |
| MB90357ASPMC1 | ,, p.te | | | |
| MB90357TAPMC1 | | | | |
| MB90357TASPMC1 | | | | |
| MB90V340A-101 | | | | |
| MB90V340A-102 | 299-pin ceramic PGA | | | |
| MB90V340A-103 | PGA-299C-A01 | Device for evaluation | | |
| MB90V340A-104 | | | | |

^{*:} These devices are under development.


■ PACKAGE DIMENSIONS






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

■ MAJOR CHANGES IN THIS EDITION

| Page | Section | Change Results |
|------|---|--|
| _ | _ | Deleted the following package. FPT-64P-M09 |
| 13 | ■ PACKAGES AND PRODUCT CORRESPONDENCE | Changed the correspondence package for MB90F351, MB90F351S, MB90F352 and MB90F352S. FPT-64P-M09 → FPT-64P-M23 |
| 26 | ■ HANDLING DEVICES | Corrected a typo in number 10. "is used"→ "is not used" |
| 64 | ■ ELECTRICAL CHARACTER-ISTICS 4. AC Characteristics (4) Clock Output Timing | Changed the Minimum value of cycle time. 41.76 → 41.67 |
| 75 | 5. A/D Converter | Changed the notation of "Zero reading voltage" and "Full scale reading voltage". |
| 81 | ■ ORDERING INFORMATION | Changed the part numbers and the package. MB90F351PFM → MB90F351PMC MB90F351SPFM → MB90F351SPMC MB90F352PFM → MB90F352PMC MB90F352SPFM → MB90F352SPMC FPT-64P-M09 → FPT-64P-M23 |

The vertical lines marked in the left side of the page show the changes.





FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.
151 Lorong Chuan,
#05-08 New Tech Park 556741 Singapore
Tel: +65-6281-0770 Fax: +65-6281-0220
http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fmc/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269

http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department