













SN74AUP1G125

SCES595M - JULY 2004-REVISED DECEMBER 2015

SN74AUP1G125 Low-Power Single Bus Buffer Gate With 3-State Output

Features

- Available in the Texas Instruments NanoStar™
- Low Static-Power Consumption $(I_{CC} = 0.9 \mu A Maximum)$
- Low Dynamic-Power Consumption $(C_{pd} = 4 pF Typical at 3.3 V)$
- Low Input Capacitance ($C_1 = 1.5 pF Typical$)
- Low Noise Overshoot and Undershoot < 10% of V_{CC}
- Input-Disable Feature Allows Floating Input Conditions
- I_{off} Supports Partial-Power-Down Mode Operation
- Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at Input
- Wide Operating V_{CC} Range of 0.8 V to 3.6 V
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- t_{pd} = 4.6 ns Maximum at 3.3 V

Applications

- Audio Dock: Portable
- BluRay™ Players and Home Theaters
- Personal Digital Assistant (PDA)
- Power: Telecom/Server AC/DC Supply: Single Controller: Analog and Digital
- Solid-State Drive (SSD): Client and Enterprise
- TV: LCD/Digital and High-Definition (HDTV)
- Tablet: Enterprise
- Wireless Headsets, Keyboards, and Mice

3 Description

This bus buffer gate is a single line driver with a 3state output. The output is disabled when the outputenable (OE) input is high. This device has the inputdisable feature, which allows floating input signals.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOT-23 (5)	2.90 mm x 1.60 mm
	SC70 (5)	2.00 mm x 1.30 mm
	SOT (5)	1.65 mm x 1.20 mm
SN74AUP1G125	CON (C)	1.45 mm x 1.00 mm
	SON (6)	1.00 mm x 1.00 mm
	DCDCA (E)	0.76 mm x 1.16 mm
	DSBGA (5)	0.89 mm x 1.39 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.










Table of Contents

1	Features 1	9	Detailed Description	15
2	Applications 1		9.1 Overview	15
3	Description 1		9.2 Functional Block Diagram	15
4	Revision History2		9.3 Feature Description	15
5	Device Comparison Table 3		9.4 Device Functional Modes	15
6	Pin Configuration and Functions	10	Application and Implementation	16
7	Specifications4		10.1 Application Information	16
•	7.1 Absolute Maximum Ratings		10.2 Typical Application	16
	7.2 ESD Ratings	11	Power Supply Recommendations	17
	7.3 Recommended Operating Conditions	12	Layout	17
	7.4 Thermal Information		12.1 Layout Guidelines	
	7.5 Electrical Characteristics, T _A = 25°C		12.2 Layout Example	17
	7.6 Electrical Characteristics, $T_A = -40^{\circ}\text{C}$ to 85°C 7	13	Device and Documentation Support	18
	7.7 Switching Characteristics, C ₁ = 5 pF		13.1 Documentation Support	
	7.8 Switching Characteristics, C _L = 10 pF		13.2 Community Resources	
	7.9 Switching Characteristics, C _L = 15 pF		13.3 Trademarks	18
	7.10 Switching Characteristics, C _L = 30 pF		13.4 Electrostatic Discharge Caution	18
	7.11 Operating Characteristics		13.5 Glossary	18
	7.12 Typical Characteristics	14	Mechanical, Packaging, and Orderable	
8	Parameter Measurement Information		Information	18
-				

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision L (February 2013) to Revision M

Page

Added Applications section, Device Information table, Pin Configuration and Functions section, ESD Ratings table,
 Thermal Information table, Typical Characteristics section, Feature Description section, Device Functional Modes,
 Application and Implementation section, Power Supply Recommendations section, Layout section, Device and
 Documentation Support section, and Mechanical, Packaging, and Orderable Information section

Changes from Revision K (November 2012) to Revision L

Page


Submit Documentation Feedback




5 Device Comparison Table

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74AUP1G125DBV	SOT-23 (5)	2.90 mm x 1.60 mm
SN74AUP1G125DCK	SC70 (5)	2.00 mm x 1.30 mm
SN74AUP1G125DRL	SOT (5)	1.65 mm x 1.20 mm
SN74AUP1G125DRY	SON (6)	1.45 mm x 1.00 mm
SN74AUP1G125DSF	SON (6)	1.00 mm x 1.00 mm
SN74AUP1G125YFP	DSBGA (5)	0.76 mm x 1.16 mm
SN74AUP1G125YZP	DSBGA (5)	0.89 mm x 1.39 mm

6 Pin Configuration and Functions








YZP or YZT Package 5-Pin DSBGA Top View







DSF Package 6-Pin SON Top View



DRY Package 6-Pin SON Top View



YFP Package 5-Pin DSBGA Top View





Pin Functions

	PIN			
NAME	SOT-23, SC70, SOT, DSBGA	SON, DSBGA	I/O	DESCRIPTION
Α	2	2	I	Input
GND	3	3	_	Ground
N.C.	_	5	_	No connection
ŌE	1	1	I	Output Enable
V _{CC}	5	6	_	Power terminal
Υ	4	4	0	Output

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.5	4.6	V
V_{I}	Input voltage ⁽²⁾		-0.5	4.6	٧
Vo	Voltage applied to any output in the high-impedance or power-off sta	te ⁽²⁾	-0.5	4.6	V
Vo	Output voltage in the high or low state (2)		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±20	mA
	Continuous current through V _{CC} or GND			±50	mA
TJ	Junction temperature		-40	150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
\/		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	V
٧(^{ESD)} discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.



7.3 Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		0.8	3.6	V
		V _{CC} = 0.8 V	V _{CC}	3.6	
V	High level input valtage	V _{CC} = 1.1 V to 1.95 V	0.65 × V _{CC}	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.6	3.6	V
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2	3.6	
		V _{CC} = 0.8 V		0	
.,	Lavy laval innytyvaltana	V _{CC} = 1.1 V to 1.95 V	0	$0.35 \times V_{CC}$	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0	0.7	V
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	0	0.9	
Vo	Output valtage	Active state	0	V_{CC}	V
v ₀	Output voltage	3-state	0	3.6	V
		V _{CC} = 0.8 V		-20	μΑ
		V _{CC} = 1.1 V		-1.1	
	High level output ourrent	V _{CC} = 1.4 V		-1.7	
I _{OH}	High-level output current	V _{CC} = 1.65 V		-1.9	mA
		$V_{CC} = 2.3 \text{ V}$		-3.1	
		V _{CC} = 3 V		-4	
		V _{CC} = 0.8 V		20	μΑ
		V _{CC} = 1.1 V		1.1	
	Low-level output current	V _{CC} = 1.4 V		1.7	
l _{OL}	Low-level output current	V _{CC} = 1.65 V		1.9	mA
		V _{CC} = 2.3 V		3.1	
		V _{CC} = 3 V		4	
Δt/Δν	Input transition rise or fall rate	V _{CC} = 0.8 V to 3.6 V		200	ns/V
T _A	Operating free-air temperature		-40	85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report, Implications of Slow of Floating CMOS Inputs, SCBA004.

7.4 Thermal Information

THEDMAL METRIC(1)				SN74AUP1	G125			
THERMAL METRIC ⁽¹⁾	DCK (SC70)	DBV (SOT-23)	DRL (SOT)	DRY (SON)	DSF (SON)	YFP (DSBGA)	YZP (DSBGA)	UNIT
	5 PINS	5 PINS	5 PINS	6 PINS	6 PINS	6 PINS	5 PINS	
R _{θJA} Junction-to-ambient thermal resistance	225	206	142	234	300	132	132	°C/W

(1) For more information about traditional and new thermal metrics, see the Semconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: SN74AUP1G125



7.5 Electrical Characteristics, T_A = 25°C

over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT	
		I _{OH} = -20 μA	0.8 V to 3.6 V	$V_{CC} - 0.1$				
		$I_{OH} = -1.1 \text{ mA}$	1.1 V	$0.75 \times V_{CC}$				
N/		$I_{OH} = -1.7 \text{ mA}$	1.4 V	1.11				
		$I_{OH} = -1.9 \text{ mA}$	1.65 V	1.32			V	
V_{OL}		$I_{OH} = -2.3 \text{ mA}$	2.3 V	2.05			V	
		$I_{OH} = -3.1 \text{ mA}$	2.3 V	1.9				
		$I_{OH} = -2.7 \text{ mA}$	3 V	2.72				
		$I_{OH} = -4 \text{ mA}$	3 V	2.6				
		I _{OL} = 20 μA	0.8 V to 3.6 V			0.1		
		I _{OL} = 1.1 mA	1.1 V			$0.3 \times V_{CC}$		
		I _{OL} = 1.7 mA	1.4 V			0.31		
\/		I _{OL} = 1.9 mA	1.65 V			0.31	V	
V_{OL}		I _{OL} = 2.3 mA	2.3 V			0.31	V	
	I _{OL} = 3.1 mA	2.3 V			0.44			
		$I_{OL} = 2.7 \text{ mA}$	3 V			0.31		
		I _{OL} = 4 mA	3 V			0.44		
l _l	A or OE input	$V_I = GND \text{ to } 3.6 \text{ V}$	0 V to 3.6 V			0.1	μΑ	
I _{off}		V_I or $V_O = 0 V$ to 3.6 V	0 V			0.2	μΑ	
ΔI_{off}		V_I or $V_O = 0 V$ to 3.6 V	0 V to 0.2 V			0.2	μΑ	
l _{OZ}		$V_O = V_{CC}$ or GND	3.6 V			0.1	μΑ	
I _{CC}		$\frac{V_L}{OE}$ = GND or (V _{CC} to 3.6 V), $\frac{V_L}{OE}$ = GND, I _O = 0	0.8 V to 3.6 V			0.5	μΑ	
	A input	$V_1 = V_{CC} - 0.6 V^{(1)},$	221/			40		
ΔI_{CC}	OE input	I _O = 0	3.3 V			110	μA	
All inputs		$\frac{V_I}{OE} = GND \text{ to } 3.6 \text{ V},$ $\frac{V_I}{OE} = V_{CC}$	0.8 V to 3.6 V		0		μΛ	
0		V V OND	0 V		1.5			
Cı		$V_I = V_{CC}$ or GND	3.6 V		1.5		pF	
Co		V _O = V _{CC} or GND	3.6 V		3		pF	

Submit Documentation Feedback

 $[\]begin{array}{ll} \hbox{(1)} & \hbox{One input at $V_{CC}-0.6$ V, other input at V_{CC} or GND} \\ \hbox{(2)} & \hbox{To show I_{CC} is very low when the input-disable feature is enabled} \end{array}$



7.6 Electrical Characteristics, $T_A = -40^{\circ}C$ to 85°C

over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		I _{OH} = -20 μA	0.8 V to 3.6 V	V _{CC} - 0.1			
		$I_{OH} = -1.1 \text{ mA}$	1.1 V	0.7 × V _{CC}			
		$I_{OH} = -1.7 \text{ mA}$	1.4 V	1.03			
.,		$I_{OH} = -1.9 \text{ mA}$	1.65 V	1.3			V
V _{OL}		$I_{OH} = -2.3 \text{ mA}$	221/	1.97			V
		$I_{OH} = -3.1 \text{ mA}$	2.3 V	1.85			
		$I_{OH} = -2.7 \text{ mA}$	3 V	2.67			
		$I_{OH} = -4 \text{ mA}$	3 V	2.55			
		I _{OL} = 20 μA	0.8 V to 3.6 V			0.1	
		I _{OL} = 1.1 mA	1.1 V			$0.3 \times V_{CC}$	
		I _{OL} = 1.7 mA	1.4 V			0.37	
,		I _{OL} = 1.9 mA	1.65 V			0.35	V
V_{OL}		I _{OL} = 2.3 mA	227			0.33	V
		I _{OL} = 3.1 mA	2.3 V			0.45	
		I _{OL} = 2.7 mA	2.1/			0.33	
		I _{OL} = 4 mA	3 V			0.45	
l _l	A or OE input	$V_I = GND \text{ to } 3.6 \text{ V}$	0 V to 3.6 V			0.5	μΑ
off		V_I or $V_O = 0$ V to 3.6 V	0 V			0.6	μA
ΔI _{off}		V_I or $V_O = 0 V$ to 3.6 V	0 V to 0.2 V			0.6	μΑ
oz		$V_O = V_{CC}$ or GND	3.6 V			0.5	μΑ
I _{CC}		$\frac{V_{L}}{OE}$ = GND or (V _{CC} to 3.6 V), $\frac{V_{C}}{OE}$ = GND, I _O = 0	0.8 V to 3.6 V			0.9	μΑ
	A input	$V_1 = V_{CC} - 0.6 V^{(1)},$	221/			50	
Δl _{CC}	OE input	I _O = 0	3.3 V			120	μΑ
⊐iCC	All inputs	$\frac{V_I}{OE} = GND \text{ to } 3.6 \text{ V},$ $\frac{V_I}{OE} = V_{CC}$	0.8 V to 3.6 V			0	μΛ

⁽¹⁾ One input at V_{CC} – 0.6 V, other input at V_{CC} or GND (2) To show I_{CC} is very low when the input-disable feature is enabled



7.7 Switching Characteristics, $C_L = 5 pF$

over recommended operating free-air temperature range, $C_L = 5 \text{ pF}$ (unless otherwise noted) (see Figure 2 and Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	T _A	MIN	TYP	MAX	UNIT
			0.8 V	T _A = 25°C		18.1		
			401/.041/	T _A = 25°C	4.3	7.4	12.6	
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	2.7		15.3	
			451/ 041/	T _A = 25°C	3.3	5.2	8.5	
			1.5 V ± 0.1 V	$T_A = -40$ °C to 85°C	1		10.2	
t _{pd}	Α	Υ	401/.0451/	T _A = 25°C	2.6	4.1	6.8	ns
			1.8 V ± 0.15 V	$T_A = -40$ °C to 85°C	1.3		8.3	
			0.5.1/ 0.0.1/	T _A = 25°C	2	2.9	4.7	
			2.5 V ± 0.2 V	$T_A = -40$ °C to 85°C	1.1		5.8	
			0.01/ 0.01/	T _A = 25°C	1.7	2.4	3.8	
			3.3 V ± 0.3 V	$T_A = -40$ °C to 85°C	1		4.6	
			0.8 V	T _A = 25°C		19.1		
		Y	401/.041/	T _A = 25°C	5.1	9.3	15.9	
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	3.6		19.2	ns
	ŌĒ		1.8 V ± 0.15 V 2.5 V ± 0.2 V	T _A = 25°C	4.1	6.6	10.5	
				$T_A = -40$ °C to 85°C	2.5		12.7	
en				T _A = 25°C	3.2	5.3	8.7	
				$T_A = -40$ °C to 85°C	2.1		10.3	
				T _A = 25°C	2.5	3.8	6	
				$T_A = -40$ °C to 85°C	1.6		7.2	
				T _A = 25°C	2.1	3.2	4.9	
			3.3 V ± 0.3 V	$T_A = -40$ °C to 85°C	1.4		5.9	
			0.8 V	T _A = 25°C		12.1		
			401/.041/	T _A = 25°C	2.4	4.1	6.9	
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	2.2		7.7	
			451/.041/	T _A = 25°C	1.8	2.9	4.5	
			1.5 V ± 0.1 V	$T_A = -40$ °C to 85°C	1.7		5.1	
dis	ŌĒ	Υ	401/ 0451/	T _A = 25°C	1	2.9	4.3	ns
			1.8 V ± 0.15 V	$T_A = -40$ °C to 85°C	1.5		4.7	
			2.5 V ± 0.2 V	T _A = 25°C	1	1.8	2.7	
				$T_A = -40$ °C to 85°C	1		3.3	
			0.01/ 0.01/	T _A = 25°C	1.2	2.2	3.2	
			3.3 V ± 0.3 V	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	1.1		4	

Submit Documentation Feedback



7.8 Switching Characteristics, $C_L = 10 pF$

over recommended operating free-air temperature range, $C_L = 10 \text{ pF}$ (unless otherwise noted) (see Figure 2 and Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	T _A	MIN	TYP	MAX	UNIT
			0.8 V	T _A = 25°C		20.5		
			1.2 V ± 0.1 V	$T_A = 25^{\circ}C$	4.6	8.4	13.7	
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	3.6		16.6	
			1.5 V ± 0.1 V	$T_A = 25^{\circ}C$	3.5	5.9	9.3	
				$T_A = -40$ °C to 85°C	2.4		11.1	
t _{pd}	A or B	Υ	1.8 V ± 0.15 V	$T_A = 25^{\circ}C$	3.9	4.7	7.5	ns
•			1.6 V ± 0.15 V	$T_A = -40$ °C to 85°C	1.3		9.1	
			251/.021/	T _A = 25°C	2.3	3.4	5.3	
			2.5 V ± 0.2 V	$T_A = -40$ °C to 85°C	1.6		6.4	
			3.3 V ± 0.3 V	$T_A = 25^{\circ}C$	2.1	2.8	4.3	
			3.3 V ± 0.3 V	$T_A = -40$ °C to 85°C	1.4		5.2	
			0.8 V	$T_A = 25^{\circ}C$		21.8		
		Y	1.2 V ± 0.1 V	T _A = 25°C	4.9	10.2	16.8	
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	4.4		20.2	ns
	ŌĒ		Y 1.5 V \pm 0.1 V 1.8 V \pm 0.15 V 2.5 V \pm 0.2 V 3.3 V \pm 0.3 V	$T_A = 25^{\circ}C$	3.9	7.3	11.2	
				$T_A = -40$ °C to 85°C	3.3		13.5	
en				$T_A = 25^{\circ}C$	3.4	5.8	9.2	
				$T_A = -40$ °C to 85°C	2.7		11	
				$T_A = 25^{\circ}C$	2.5	4.3	6.4	
				$T_A = -40$ °C to 85°C	2.1		7.8	
				$T_A = 25^{\circ}C$	2.1	3.7	5.4	
			3.3 V ± 0.3 V	$T_A = -40$ °C to 85°C	1.9		6.4	
			0.8 V	$T_A = 25^{\circ}C$		13		
			1.2 V ± 0.1 V	$T_A = 25^{\circ}C$	3.8	6.6	11.7	
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	1.2		14	
			15 // . 0 1 //	$T_A = 25^{\circ}C$	2.2	4.7	7.9	
			1.5 V ± 0.1 V	$T_A = -40$ °C to 85°C	1.3		9.3	
dis	ŌĒ	Υ	401/.0451/	$T_A = 25^{\circ}C$	2.4	4.4	6.4	ns
			1.8 V ± 0.15 V	$T_A = -40$ °C to 85°C	2.2		7.5	
			2.5 V ± 0.2 V	T _A = 25°C	1.3	3.1	4.9	
				$T_A = -40$ °C to 85°C	1.2		5.4	
				T _A = 25°C	1.9	3.4	5	
			3.3 V ± 0.3 V	$T_A = -40$ °C to 85°C	1.9		5.6	



7.9 Switching Characteristics, $C_L = 15 pF$

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 2 and Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	T _A	MIN	TYP	MAX	UNIT
			0.8 V	T _A = 25°C		22.5		
			401/ 041/	T _A = 25°C	5.8	9.3	15.1	
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	4.3		17.9	
			4514 0414	T _A = 25°C	4.4	6.6	10.2	
			1.5 V ± 0.1 V	$T_A = -40$ °C to 85°C	3		12.1	
t _{pd}	A or B	Y	101/.0151/	T _A = 25°C	3.5	5.3	8.3	ns
			1.8 V ± 0.15 V	$T_A = -40$ °C to 85°C	2.3		9.9	
			251/.021/	T _A = 25°C	2.7	3.9	5.8	
			2.5 V ± 0.2 V	$T_A = -40$ °C to 85°C	1.9		7	
			3.3 V ± 0.3 V	$T_A = 25^{\circ}C$	2.4	3.2	4.7	
			3.3 V ± 0.3 V	$T_A = -40$ °C to 85°C	1.8		5.7	
			0.8 V	T _A = 25°C		25.2		
			1.2 V ± 0.1 V			11.3	18.1	
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	5.4		21.4	
			1.5 V ± 0.1 V	$T_A = 25^{\circ}C$	5.5	8.1	12.2	
			$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$ 4.	4.1		14.5		
en	ŌĒ	Y	1.8 V ± 0.15 V	$T_A = 25^{\circ}C$	4.3	6.5	10.1	
			1.0 V ± 0.10 V	$T_A = -40^{\circ}C$ to $85^{\circ}C$	3.3		12	
			2.5 V ± 0.2 V	$T_A = 25^{\circ}C$	3.4	4.8	7.1	
				$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	2.6		8.4	
			3.3 V ± 0.3 V	$T_A = 25^{\circ}C$	2.9	4.1	5.9	
			3.5 V ± 0.5 V	$T_A = -40$ °C to 85°C	2.3		6.9	
			0.8 V	$T_A = 25^{\circ}C$		14		
			1.2 V ± 0.1 V	$T_A = 25^{\circ}C$	3.7	5.8	8.2	
			1.2 V ± 0.1 V	$T_A = -40^{\circ}C$ to $85^{\circ}C$	3.3		11	
			1.5 V ± 0.1 V	$T_A = 25^{\circ}C$	5.5	3.9	5.9	
			1.5 V ± 0.1 V	$T_A = -40$ °C to 85°C	2.1		8	
dis	ŌĒ	Y	18V+015V	T _A = 25°C	3.3	4.5	6.6	ns
			1.8 V ± 0.15 V	$T_A = -40^{\circ}C$ to $85^{\circ}C$	2.9		7.4	
			2.5 V ± 0.2 V	$T_A = 25^{\circ}C$	2.3	3.2	4.3	
			2.0 V ± U.2 V	$T_A = -40$ °C to 85°C	1.8		5.1	
			3.3 V ± 0.3 V	T _A = 25°C	2.4	4.8	6.2	
			3.3 V ± U.3 V	$T_A = -40$ °C to 85°C	3.1		6.7	

Submit Documentation Feedback



7.10 Switching Characteristics, $C_L = 30 pF$

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ (unless otherwise noted) (see Figure 2 and Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	T _A	MIN	TYP	MAX	UNIT
			0.8 V	T _A = 25°C		29		
			1.2 V ± 0.1 V	$T_A = 25^{\circ}C$	7.4	12	18.7	
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	6.6		21.4	
			1.5 V ± 0.1 V	$T_A = 25^{\circ}C$	5.7	8.6	12.5	
			1.5 V ± 0.1 V	$T_A = -40$ °C to 85°C	4.9		14.7	
t _{pd}	A or B	Υ	1.8 V ± 0.15 V	$T_A = 25^{\circ}C$	4.8	6.9	10.1	ns
			1.6 V ± 0.15 V	$T_A = -40$ °C to 85°C	3.1		12	
			2511.021	$T_A = 25^{\circ}C$	3.9	5.1	7.2	
			2.5 V ± 0.2 V	$T_A = -40$ °C to 85°C	3.3		8.7	
			3.3 V ± 0.3 V	$T_A = 25^{\circ}C$	3.5	4.8	6	
			3.3 V ± 0.3 V	$T_A = -40$ °C to 85°C	3		7	
			0.8 V	T _A = 25°C		33.4		
			1.2 V ± 0.1 V	$T_A = 25^{\circ}C$	8.8	14.1	21.8	
			1.2 V ± 0.1 V	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	7.4		25.5	
			1.5 V ± 0.1 V	$T_A = 25^{\circ}C$	6.9	10.1	14.6	
	ŌĒ		$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$ 5.6		17.4			
t _{en}		Y	1.8 V ± 0.15 V 2.5 V ± 0.2 V	$T_A = 25^{\circ}C$	5.6	8.1	12	ns
				$T_A = -40$ °C to 85°C	4.7		14.1	
				$T_A = 25^{\circ}C$	4.3	6.1	8.5	
				$T_A = -40$ °C to 85°C	3.8		10	
			3.3 V ± 0.3 V	$T_A = 25^{\circ}C$	3.7	5.2	7.1	
			3.3 V ± 0.3 V	$T_A = -40$ °C to 85°C	3.4		8.3	
			0.8 V	$T_A = 25^{\circ}C$		17.7		
			1.2 V ± 0.1 V	$T_A = 25^{\circ}C$	5.8	10	16	
			1.2 V ± 0.1 V	$T_A = -40$ °C to 85°C	3.7		16	
			1.5 V ± 0.1 V	$T_A = 25^{\circ}C$	5.7	7.7	10.9	
			1.5 V ± 0.1 V	$T_A = -40$ °C to 85°C	1		10.7	
dis	ŌĒ	Υ	1.8 V ± 0.15 V	$T_A = 25^{\circ}C$	4.5	7.7	9.8	-
			1.0 V ± U.13 V	$T_A = -40$ °C to 85°C	4.4		12.5	
			2.5 V ± 0.2 V	$T_A = 25^{\circ}C$	3.9	5.6	7.4	
			2.5 V ± U.2 V	$T_A = -40$ °C to 85°C	3.2		9	
			331/+031/	T _A = 25°C	3.3	8.4	10.7	
			3.3 V ± 0.3 V	$T_A = -40$ °C to 85°C	6.6		10.8	



7.11 Operating Characteristics

 $T_A = 25^{\circ}c$

	PARAMETER		TEST CONDITIONS	V _{cc}	TYP	UNIT
		Outside a sabled		0.8 V	3.8	
			f 40 MHz	1.2 V ± 0.1 V	3.8	
				1.5 V ± 0.1 V	3.7	
		Outputs enabled	f = 10 MHz	1.8 V ± 0.15 V	3.8	
				2.5 V ± 0.2 V	3.9	
0	Dower discipation conscitance			3.3 V ± 0.3 V	4	
C _{pd}	Power dissipation capacitance			0.8 V	0	pF
				1.2 V ± 0.1 V	0	r
		Outpute disabled	f = 10 MHz	1.5 V ± 0.1 V	0	
		Outputs disabled	I = IU WINZ	1.8 V ± 0.15 V	0	
				2.5 V ± 0.2 V	0	
				3.3 V ± 0.3 V	0	

7.12 Typical Characteristics





Figure 1. Propagation Delay vs. Supply Voltage and Load Capacitance

Submit Documentation Feedback




8 Parameter Measurement Information



LOAD CIRCUIT

	V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V	V _{CC} = 1.5 V ± 0.1 V	V_{CC} = 1.8 V \pm 0.15 V	V_{CC} = 2.5 V \pm 0.2 V	V _{CC} = 3.3 V ± 0.3 V
C _L V _M	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}	5, 10, 15, 30 pF V _{CC} /2 V _{CC}



NOTES: A. C_L includes probe and jig capacitance.


- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r/t_f = 3 \text{ ns}$.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .
- E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

Submit Documentation Feedback




Parameter Measurement Information (continued)



TEST	S 1
t _{PLZ} /t _{PZL}	$2 \times V_{CC}$
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

	V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V	V _{CC} = 1.5 V ± 0.1 V	V _{CC} = 1.8 V ± 0.15 V	V_{CC} = 2.5 V \pm 0.2 V	V _{CC} = 3.3 V ± 0.3 V
C _L	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V _M	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2
V _I	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}
V _∆	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r/t_f = 3$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms (Enable and Disable Times)

Submit Documentation Feedback



9 Detailed Description


9.1 Overview

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static and dynamic power consumption across the entire V_{CC} range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see Figure 2 and Figure 3).

The SN74AUP1G125 device contains one buffer gate device with output enable control and performs the Boolean function Y = A. This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power-up or power-down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

9.2 Functional Block Diagram



9.3 Feature Description

The SN74AUP1G125 has an operating voltage range of 0.8 V to 3.6 V.

The SN74AUP1G125 allows down voltage translation and the inputs of the device accept voltages up tp 3.6 V.

The I_{off} feature also allows voltages on the inputs and outputs when the V_{CC} is 0 V.

9.4 Device Functional Modes

Table 1 lists the functional modes for SN74AUP1G125.

Table 1. Function Table

INP	UTS	OUTPUT
ŌĒ	A	Y
L	Н	Н
L	L	L
Н	Х	Z

Product Folder Links: SN74AUP1G125



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74AUP1G125 device is a high-drive CMOS device that can be used as a output enabled buffer with a high output drive, such as an LED application. It can produce 24 mA of drive current at 3.3 V making it Ideal for driving multiple outputs and good for high-speed applications up to 100 MHz. The inputs are 5.5-V tolerant, allowing it to translate down to $V_{\rm CC}$.

10.2 Typical Application




Figure 4. Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - Rise time and fall time specs. See (Δt/ΔV) in the Recommended Operating Conditions table.
 - Specified high and low levels. See (V_{IH} and V_{IL}) in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as (V_I max) in the Recommended Operating Conditions table at any valid V_{CC}.

2. Recommend Output Conditions

Load currents should not exceed (I_O max) per output and should not exceed (Continuous current through V_{CC} or GND) total current for the part. These limits are located in the *Absolute Maximum Ratings* table.

Submit Documentation Feedback



Typical Application (continued)

Outputs should not be pulled above V_{CC}.

10.2.3 Application Curve




Figure 5. Switching Characteristics at 25 MHz

11 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions* table.

VCC pin should have a good bypass capacitor to prevent power disturbance. TI recommends to use a $0.1-\mu F$ capacitor for this device. It is ok to parallel multiple bypass caps to reject different frequencies of noise. $0.1-\mu F$ and $1-\mu F$ capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 6 shows the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or VCC, whichever makes more sense or is more convenient.

12.2 Layout Example



Figure 6. Package Layout



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

NanoStar, E2E are trademarks of Texas Instruments. BluRay is a trademark of Blu-ray Disc Association (BDA). All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback





10-Oct-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74AUP1G125DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H25R	Samples
74AUP1G125DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HM5 ~ HMF ~ HMK ~ HMR)	Samples
74AUP1G125DRLRG4	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HM7 ~ HMR)	Samples
SN74AUP1G125DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H25R	Samples
SN74AUP1G125DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H25R	Samples
SN74AUP1G125DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HM5 ~ HMF ~ HMK ~ HMR)	Samples
SN74AUP1G125DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HM5 ~ HMR)	Samples
SN74AUP1G125DRLR	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HM7 ~ HMR)	Samples
SN74AUP1G125DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	НМ	Samples
SN74AUP1G125DSFR	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	НМ	Samples
SN74AUP1G125YFPR	ACTIVE	DSBGA	YFP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		(HM2 ~ HM7 ~ HMN)	Samples
SN74AUP1G125YZPR	ACTIVE	DSBGA	YZP	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(HM7 ~ HMN)	Samples
SN74AUP1G125YZTR	ACTIVE	DSBGA	YZT	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(HM ~ HM2 ~ HM7)	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

10-Oct-2015

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Oct-2015


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G125DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G125DBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G125DCKR	SC70	DCK	5	3000	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74AUP1G125DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74AUP1G125DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G125DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G125DRLR	SOT	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74AUP1G125DRLR	SOT	DRL	5	4000	180.0	9.5	1.78	1.78	0.69	4.0	8.0	Q3
SN74AUP1G125DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74AUP1G125DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74AUP1G125YFPR	DSBGA	YFP	6	3000	178.0	9.2	0.89	1.29	0.62	4.0	8.0	Q1
SN74AUP1G125YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

www.ti.com 9-Oct-2015




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G125DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AUP1G125DBVT	SOT-23	DBV	5	250	202.0	201.0	28.0
SN74AUP1G125DCKR	SC70	DCK	5	3000	205.0	200.0	33.0
SN74AUP1G125DCKR	SC70	DCK	5	3000	202.0	201.0	28.0
SN74AUP1G125DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AUP1G125DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AUP1G125DRLR	SOT	DRL	5	4000	202.0	201.0	28.0
SN74AUP1G125DRLR	SOT	DRL	5	4000	184.0	184.0	19.0
SN74AUP1G125DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74AUP1G125DSFR	SON	DSF	6	5000	184.0	184.0	19.0
SN74AUP1G125YFPR	DSBGA	YFP	6	3000	220.0	220.0	35.0
SN74AUP1G125YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DRL (R-PDSO-N5)

PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

 Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



DRL (R-PDSO-N5)


PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.

The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.


E. This package complies to JEDEC MO-287 variation UFAD.

 $frac{f}{K}$ See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.



DRY (R-PUSON-N6)


PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Reference JEDEC registration MO-287, variation X2AAF.



DSF (S-PX2SON-N6)

PLASTIC SMALL OUTLINE NO-LEAD




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- H. Component placement force should be minimized to prevent excessive paste block deformation.



YZP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.


- B. This drawing is subject to change without notice.
- C. NanoFree \mathbf{M} package configuration.

NanoFree is a trademark of Texas Instruments.



YZT (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.


- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



YFP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity