8-bit Proprietary Microcontrollers

CMOS

F²MC-8FX MB95140 Series

MB95F146S/F146W/FV100D-101

■ DESCRIPTION

The MB95140 series is general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions.

Note: F2MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURE

• F2MC-8FX CPU core

Instruction set optimized for controllers

- · Multiplication and division instructions
- 16-bit arithmetic operations
- · Bit test branch instruction
- Bit manipulation instructions etc.
- Clock
 - Main clock
 - Main PLL clock
 - Sub clock (for dual clock product)
 - Sub PLL clock (for dual clock product)

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page

URL: http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



(Continued)

- Timer
 - 8/16-bit compound timer × 2 channels
 - 8/16-bit PPG × 2 channels
 - 16-bit PPG
 - Timebase timer
 - Watch prescaler (for dual clock product)
- LIN-UART
 - Full duplex double buffer
 - Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
- UART/SIO
 - Full duplex double buffer
 - Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
- External interrupt
 - Interrupt by edge detection (rising, falling, or both edges can be selected)
 - Can be used to recover from low-power consumption (standby) modes.
- 8/10-bit A/D converter

8-bit or 10-bit resolution can be selected.

- Low-power consumption (standby) mode
 - Stop mode
 - Sleep mode
 - Watch mode (for dual clock product)
 - · Timebase timer mode
- I/O port
 - The number of maximum ports
 - Single clock product : 24 ports
 - Dual clock product : 22 ports
 - Port configuration
 - General-purpose I/O ports (CMOS): Single-clock product: 24 ports

: Dual-clock product : 22 ports

• Flash memory security function

Protects the content of Flash memory (Flash memory device only)

■ PRODUCT LINEUP

| Part number*1 | | MD0554.460 | | MD0554.40W | | |
|----------------------|---|--|---|--|--|--|
| Pa | rameter | MB95F146S | | MB95F146W | | |
| Туј | ре | Flash memory product | | | | |
| RC | M capacity | 32K bytes | | | | |
| RA | M capacity | | 1K I | byte | | |
| Re | set output | | N | lo | | |
| ption | Clock system | Single clock | | Dual clock | | |
| Opti | Low voltage detection reset | | N | lo | | |
| СР | U functions | Number of basic instructions Instruction bit length Instruction length Data bit length Minimum instruction execution time Interrupt processing time | : 8 bits : 1 to 3 bytes : 1, 8, and 16 bits | | | |
| | General purpose I/O ports | Single clock product : 24 ports | | Dual clock product : 22 ports | | |
| | Timebase timer | Interrupt cycle: 0.5 ms, 2.1 ms, 8.2 m | ns, 32.8 | 8 ms (at 4 MHz main oscillation clock) | | |
| | Watchdog timer | Reset generated cycle At 10 MHz main oscillation clock : Min 105 ms At 32.768 kHz sub oscillation clock (for dual clock product) : Min 250 ms | | | | |
| ons | Wild register | Capable of replacing 3 bytes of ROM | data | | | |
| Peripheral functions | UART/SIO | Data transfer capable in UART/SIO Full duplex double buffer, variable data length (5/6/7/8 bits), built-in baud rate generator NRZ type transfer format, error detected function LSB-first or MSB-first can be selected. Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable | | | | |
| | LIN-UART | Dedicated reload timer allowing a wide range of communication speeds to be set. Full duplex double buffer. Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable LIN functions available as the LIN master or LIN slave. | | | | |
| | 8/10-bit A/D converter (8 channels) | 8-bit or 10-bit resolution can be selected. | | | | |

(Continued)

| Pa | Part number*1 | MB95F146S | MB95F146W | | | |
|-------------|--|--|-----------|--|--|--|
| | 8/16-bit compound timer (2 channels) | Each channel of the timer can be used as "8-bit timer \times 2 channels" or "16-bit timer \times 1 channel". Built-in timer function, PWC function, PWM function, capture function and square wave form output Count clock : 7 internal clocks and external clock can be selected. | | | | |
| | 16-bit PPG | PWM mode or one-shot mode can be selected. Counter operating clock : 8 selectable clock sources Support for external trigger start | | | | |
| S | 8/16-bit PPG (2 channels) | Each channel of the PPG can be used as "8-bit PPG \times 2 channels" or "16-bit PPG \times 1 channel". Counter operating clock : 8 selectable clock sources | | | | |
| I functions | Watch counter (for dual clock product) | Count clock: 4 selectable clock sources (125 ms, 250 ms, 500 ms, or 1 s) Counter value can be set from 0 to 63. (Capable of counting for 1 minute when selecting clock source 1 second and setting counter value to 60) | | | | |
| Peripheral | Watch prescaler (for dual clock product) | 4 selectable interval times (125 ms, 250 ms, 500 ms, or 1 s) | | | | |
| | External interrupt (12 channels) | Interrupt by edge detection (rising, falling, or both edges can be selected.) Can be used to recover from standby modes. | | | | |
| | Flash memory | Supports automatic programming, Embedded Algorithm ^{™2} Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of write/erase cycles (Minimum): 10000 times Data retention time: 20 years Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash | | | | |
| Sta | andby mode | Sleep, stop, watch (for dual clock product), and timebase timer | | | | |

^{*1 :} MASK ROM products are currently under consideration.

Note: Part number of the evaluation device in MB95140 series is MB95FV100D-101. When using it, the MCU board (MB2146-301A) is required.

^{*2 :} Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.

■ OSCILLATION STABILIZATION WAIT TIME

The initial value of the main clock oscillation stabilization wait time is fixed to the maximum value.

The maximum value is shown as follows.

| Oscillation stabilization wait time | Remarks |
|-------------------------------------|---|
| (2 ¹⁴ – 2) /Fcн | Approx. 4.10 ms (at 4 MHz main oscillation clock) |

■ PACKAGES AND CORRESPONDING PRODUCTS

| Part number Package | MB95F146S MB95F146W | MB95FV100D-101 | | |
|---------------------|------------------------|----------------|--|--|
| FPT-32P-M21 | \circ | × | | |
| BGA-224P-M08 | × | 0 | | |

 \bigcirc : Available \times : Unavailable

■ DIFFERENCES AMONG PRODUCTS AND NOTES ON SELECTING PRODUCTS

Notes on Using Evaluation Products

The Evaluation product has not only the functions of the MB95140 series but also those of other products to support software development for multiple series and models of the F2MC-8FX family. The I/O addresses for peripheral resources not used by the MB95140 series are therefore access-barred. Read/write access to these access-barred addresses may cause peripheral resources supposed to be unused to operate, resulting in unexpected malfunctions of hardware or software.

Particularly, do not use word access to odd numbered byte address in the prohibited areas (If these access are used, the address may be read or written unexpectedly).

Note that the values read from barred addresses are different between the Evaluation product and the Flash memory product. Therefore, the value must not be used for program.

The Evaluation product does not support the functions of some bits in single-byte registers. Read/write access to these bits does not cause hardware malfunctions. The Evaluation, and Flash memory products are designed to behave completely the same way in terms of hardware and software.

Difference of Memory Spaces

If the amount of memory on the Evaluation product is different from that of the Flash memory product, carefully check the difference in the amount of memory from the model to be actually used when developing software.

For details of memory space, refer to "■ CPU CORE".

• Current Consumption

For details of current consumption, refer to "

ELECTRICAL CHARACTERISTICS".

Package

For details of information on each package, refer to "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSIONS".

Operating voltage


The operating voltage is different among the Evaluation and Flash memory products.

For details of operating voltage, refer to "■ ELECTRICAL CHARACTERISTICS"

• Difference between RST and MOD pins

The input type of \overline{RST} and MOD pins is CMOS input on the Flash memory product.

■ PIN ASSIGNMENT




■ PIN DESCRIPTION


| Pin no. | Pin name | I/O circuit type* | Function | |
|---------|--------------------------|-------------------------|--|--|
| 1 | P06/INT06/ AN06/TO01 | D | General-purpose I/O port. Shared with external interrupt input (INT05, INT06), A/D analog | |
| 2 | P05/INT05/ AN05/TO00 | Б | input (AN05, AN06) and 8/16-bit compound timer ch.0 output (TO00, TO01). | |
| 3 | P04/INT04/ AN04/SIN | E | General-purpose I/O port. Shared with external interrupt input (INT04), A/D converter analog input (AN04) and LIN-UART data input (SIN). | |
| 4 | P03/INT03/ AN03/SOT | D | General-purpose I/O port. Shared with external interrupt input (INT03), A/D converter analog input (AN03) and LIN-UART data output (SOT). | |
| 5 | P02/INT02/ AN02/SCK | D | General-purpose I/O port. Shared with external interrupt input (INT02), A/D converter analinput (AN02) and LIN-UART clock I/O (SCK). | |
| 6 | P01/INT01/ AN01/PPG01 | D | General-purpose I/O port. Shared with external interrupt input (INT00, INT01), A/D converter | |
| 7 | P00/INT00/ AN00/PPG00 | Б | analog input (AN00, AN01) and 8/16-bit PPG ch.0 output (PPG00, PPG01). | |
| 8 | AVss | _ | A/D converter power supply pin (GND) | |
| 9 | AVcc | _ | A/D converter power supply pin | |
| 10 | PF2 | | | |
| 11 | PF1 | K | General-purpose I/O port. Large current port. | |
| 12 | PF0 | | Large carrein perm | |
| 13 | MOD | В | Operating mode designation pin | |
| 14 | X0 | Α | Main clock input oscillation pin | |
| 15 | X1 | ^ | Main clock I/O oscillation pin | |
| 16 | Vss | | Power supply pin (GND) | |
| 17 | Vcc | | Power supply pin | |
| 18 | PG0 | Н | General-purpose I/O port | |
| 19 | PG2/X1A | H/A | This pin is general-purpose port in single clock product (PG2) . This pin is sub clock oscillation pin in dual clock product (32 kHz) . | |
| 20 | PG1/X0A | П/А | This pin is general-purpose port in single clock product (PG1) . This pin is sub clock oscillation pin in dual clock product (32 kHz) . | |
| 21 | RST | B' | Reset pin | |

| Pin no. | Pin name | I/O circuit type* | Function | |
|---------|--------------------|-------------------------|--|--|
| 22 | P64/EC1 | | General-purpose I/O port. Shared with 8/16-bit compound timer ch.1 clock input. | |
| 23 | P63/TO11 | K | General-purpose I/O port. | |
| 24 | P62/TO10 | N. | Shared with 8/16-bit compound timer ch.1 output. | |
| 25 | P61/PPG11 | | General-purpose I/O port. Shared with 8/16-bit PPG ch.1 output. | |
| 26 | P60/PPG10 | К | General-purpose I/O port. Shared with 8/16-bit PPG ch.1 output. | |
| 27 | P14/PPG0 | Н | General-purpose I/O port. Shared with 16-bit PPG ch.0 output. | |
| 28 | P13/TRG0/ ADTG | Н | General-purpose I/O port. Shared with 16-bit PPG ch.0 trigger input (TRG0) and A/D trigger input (ADTG). | |
| 29 | P12/UCK0/EC0 | Н | General-purpose I/O port. Shared with UART/SIO ch.0 clock I/O (UCK0) and 8/16-bit compound timer ch.0 clock input (EC0). | |
| 30 | P11/UO0 | Н | General-purpose I/O port. Shared with UART/SIO ch.0 data output. | |
| 31 | P10/UI0 | G | General-purpose I/O port. Shared with UART/SIO ch.0 data input. | |
| 32 | P07/INT07/ AN07 | D | General-purpose I/O port. Shared with external interrupt input (INT07) and A/D converter analog input (AN07). | |

 $^{^{\}star}$: For the I/O circuit type, refer to " \blacksquare I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE





■ HANDLING DEVICES

Preventing Latch-up

Care must be taken to ensure that maximum voltage ratings are not exceeded when they are used.

Latch-up may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins other than medium- and high-withstand voltage pins or if higher than the rating voltage is applied between V_{CC} pin and V_{SS} pin.

When latch-up occurs, power supply current increases rapidly and might thermally damage elements.

Also, take care to prevent the analog power supply voltage (AVcc) and analog input voltage from exceeding the digital power supply voltage (Vcc) when the analog system power supply is turned on or off.

Stable Supply Voltage

Supply voltage should be stabilized.

A sudden change in power-supply voltage may cause a malfunction even within the guaranteed operating range of the V_{CC} power-supply voltage.

For stabilization, in principle, keep the variation in Vcc ripple (p-p value) in a commercial frequency range (50/60 Hz) not to exceed 10% of the standard Vcc value and suppress the voltage variation so that the transient variation rate does not exceed 0.1 V/ms during a momentary change such as when the power supply is switched.

Precautions for Use of External Clock

Even when an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from sub clock mode or stop mode.

■ PIN CONNECTION

Treatment of Unused Pin

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leaving to permanent damage.

Unused input pins should always be pulled up or down through resistance of at least 2 $k\Omega$. Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it to open.

• Treatment of Power Supply Pins on A/D Converter

Connect to be AVcc = Vcc and AVss = Vss even if the A/D converter is not in use.

Noise riding on the AVcc pin may cause accuracy degradation. So, connect approx. 0.1 μF ceramic capacitor as a bypass capacitor between AVcc and AVss pins in the vicinity of this device.

• Power Supply Pins

In products with multiple V_{CC} or V_{SS} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μ F between V_{CC} and V_{SS} pins near this device.

• Mode Pin (MOD)

Connect the MOD pin directly to Vcc or Vss pins.

To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the MOD pin to Vcc or Vss pins and to provide a low-impedance connection.

Analog Power Supply

Always set the same potential to AV_{CC} and V_{CC} pins. When $V_{CC} > AV_{CC}$, the current may flow through the AN00 to AN07 pins.

■ PROGRAMMING FLASH MEMORY MICROCONTROLLERS USING PARALLEL PROGRAMMER

• Supported Parallel Programmers and Adapters

The following table lists supported parallel programmers and adapters.

| Package | Applicable adapter model | Parallel programmers |
|-------------|--------------------------|--|
| FPT-32P-M21 | TEF110-95F146 | AF9708 (Ver 02.35G or more) AF9709/B (Ver 02.35G or more) |

Note: For information on applicable adapter models and parallel programmers, contact the following: Flash Support Group, Inc. TEL: +81-53-428-8380

• Sector Configuration


The individual sectors of Flash memory correspond to addresses used for CPU access and programming by the parallel programmer as follows:

| Flash memory | CPU address | Programmer address* | |
|--------------------|-----------------------|-------------------------------|--|
| 32 Kbytes | 8000н | 18000н | |
| | F <u>FFF</u> | 1 <u>FFFF</u> + | |
| programs data into | Flash memory. | | d when the parallel programmer |
| These programmer | addresses are used fo | or the parallel programmer to | o program or erase data in Flash memory. |

Programming Method

- 1) Set the type code of the parallel programmer to "1723E".
- 2) Load program data to programmer addresses 18000_H to 1FFFF_H.
- 3) Programmed by parallel programmer


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory space

Memory space of the MB95140 series is 64K bytes and consists of I/O area, data area, and program area. The memory space includes special-purpose areas such as the general-purpose 7 registers and vector table. Memory map of the MB95140 series is shown below.



2. Register

The MB95140 series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The dedicated registers are as follows:

Program counter (PC) : A 16-bit register to indicate locations where instructions are stored.

Accumulator (A) : A 16-bit register for temporary storage of arithmetic operations. In the case of

an 8-bit data processing instruction, the lower 1 byte is used.

Temporary accumulator (T) : A 16-bit register which performs arithmetic operations with the accumulator.

In the case of an 8-bit data processing instruction, the lower 1 byte is used.


Index register (IX) : A 16-bit register for index modification

Extra pointer (EP) : A 16-bit pointer to point to a memory address.


Stack pointer (SP) : A 16-bit register to indicate a stack area.

Program status (PS) : A 16-bit register for storing a register bank pointer, a direct bank pointer, and


a condition code register



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and a direct bank pointer (DP) and the lower 8 bits for use as a condition code register (CCR). (Refer to the diagram below.)



The RP indicates the address of the register bank currently being used. The relationship between the content of RP and the real address conforms to the conversion rule illustrated below:



The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct addresses to 0080_H to 00FF_H.

| Direct bank pointer (DP2 to DP0) | Specified address area | Mapping area |
|---|------------------------|----------------------------------|
| XXX _B (no effect to mapping) | 0000н to 007Fн | 0000н to 007Fн (without mapping) |
| 000 _B (initial value) | | 0080н to 00FFн (without mapping) |
| 001в |] | 0100н to 017Fн |
| 010в | | 0180н to 01FFн |
| 011в | 0080н to 00FFн | 0200н to 027Fн |
| 100в | - 0000H (0 00FFH | 0280н to 02FFн |
| 101в | | 0300н to 037Fн |
| 110в |] | 0380н to 03FFн |
| 111в |] | 0400н to 047Fн |

The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at interrupt.

H flag : Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation.

Cleared to "0" otherwise. This flag is for decimal adjustment instructions.

I flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when this flag is set to "0".

The flag is cleared to "0" when reset.

IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level is higher than the value indicated by these bits.

| IL1 | IL0 | Interrupt level | Priority |
|-----|-----|-----------------|-----------------------|
| 0 | 0 | 0 | High |
| 0 | 1 | 1 | ↑ |
| 1 | 0 | 2 | <u> </u> |
| 1 | 1 | 3 | Low = no interruption |

N flag : Set to "1" if the MSB is set to "1" as the result of an arithmetic operation. Cleared to "0" when the bit is set to "0".

Dit is set to 0

Z flag : Set to "1" when an arithmetic operation results in "0". Cleared to "0" otherwise.


V flag : Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0" otherwise.

C flag : Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: 8-bit data storage registers

The general-purpose registers are 8 bits and located in the register banks on the memory. 1-bank contains 8-register. Up to a total of 32 banks can be used on the MB95140 series. The bank currently in use is specified by the register bank pointer (RP), and the lower 3 bits of OP code indicates the general-purpose register 0 (R0) to general-purpose register 7 (R7).



■ I/O MAP

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|---|-----|---------------|
| 0000н | PDR0 | Port 0 data register | R/W | 0000000В |
| 0001н | DDR0 | Port 0 direction register | R/W | 0000000в |
| 0002н | PDR1 | Port 1 data register | R/W | 0000000в |
| 0003н | DDR1 | Port 1 direction register | R/W | 0000000в |
| 0004н | _ | (Disabled) | _ | _ |
| 0005н | WATR | Oscillation stabilization wait time setting register | R/W | 111111111 |
| 0006н | PLLC | PLL control register | R/W | 0000000В |
| 0007н | SYCC | System clock control register | R/W | 1010Х011в |
| 0008н | STBC | Standby control register | R/W | 0000000в |
| 0009н | RSRR | Reset source register | R | XXXXXXXX |
| 000Ан | TBTC | Timebase timer control register | R/W | 0000000В |
| 000Вн | WPCR | Watch prescaler control register | R/W | 0000000в |
| 000Сн | WDTC | Watchdog timer control register | R/W | 0000000В |
| 000Dн to 0015н | _ | (Disabled) | _ | _ |
| 0016н | PDR6 | Port 6 data register | R/W | 00000000В |
| 0017н | DDR6 | Port 6 direction register | R/W | 0000000в |
| 0018н to 0027н | _ | (Disabled) | _ | _ |
| 0028н | PDRF | Port F data register | R/W | 0000000в |
| 0029н | DDRF | Port F direction register | R/W | 00000000в |
| 002Ан | PDRG | Port G data register | R/W | 0000000в |
| 002Вн | DDRG | Port G direction register | R/W | 0000000В |
| 002Сн | PUL0 | Port 0 pull-up register | R/W | 0000000в |
| 002Dн | PUL1 | Port 1 pull-up register | R/W | 0000000в |
| 002Ен to 0034н | _ | (Disabled) | | _ |
| 0035н | PULG | Port G pull-up register | R/W | 0000000В |
| 0036н | T01CR1 | 8/16-bit compound timer 01 control status register 1 ch.0 | R/W | 0000000В |
| 0037н | T00CR1 | 8/16-bit compound timer 00 control status register 1 ch.0 | R/W | 0000000В |
| 0038н | T11CR1 | 8/16-bit compound timer 11 control status register 1 ch.1 | R/W | 0000000В |
| 0039н | T10CR1 | 8/16-bit compound timer 10 control status register 1 ch.1 | R/W | 0000000В |
| 003Ан | PC01 | 8/16-bit PPG1 control register ch.0 | R/W | 00000000в |

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|---|-----|---------------|
| 003Вн | PC00 | 8/16-bit PPG0 control register ch.0 | R/W | 0000000В |
| 003Сн | PC11 | 8/16-bit PPG1 control register ch.1 | R/W | 0000000В |
| 003Dн | PC10 | 8/16-bit PPG0 control register ch.1 | R/W | 0000000В |
| 003Ен to 0041н | _ | (Disabled) | _ | _ |
| 0042н | PCNTH0 | 16-bit PPG control status register (Upper byte) ch.0 | R/W | 0000000В |
| 0043н | PCNTL0 | 16-bit PPG control status register (Lower byte) ch.0 | R/W | 0000000В |
| 0044н to 0047н | _ | (Disabled) | _ | _ |
| 0048н | EIC00 | External interrupt circuit control register ch.0/ch.1 | R/W | 0000000В |
| 0049н | EIC10 | External interrupt circuit control register ch.2/ch.3 | R/W | 0000000В |
| 004Ан | EIC20 | External interrupt circuit control register ch.4/ch.5 | R/W | 0000000В |
| 004Вн | EIC30 | External interrupt circuit control register ch.6/ch.7 | R/W | 0000000В |
| 004Сн to 004Fн | _ | (Disabled) | _ | _ |
| 0050н | SCR | LIN-UART serial control register | R/W | 0000000В |
| 0051н | SMR | LIN-UART serial mode register | R/W | 0000000В |
| 0052н | SSR | LIN-UART serial status register | R/W | 00001000в |
| 0053н | RDR/TDR | LIN-UART reception/transmission data register | R/W | 0000000В |
| 0054н | ESCR | LIN-UART extended status control register | R/W | 00000100в |
| 0055н | ECCR | LIN-UART extended communication control register | R/W | 000000XXB |
| 0056н | SMC10 | UART/SIO serial mode control register 1 ch.0 | R/W | 0000000В |
| 0057н | SMC20 | UART/SIO serial mode control register 2 ch.0 | R/W | 00100000в |
| 0058н | SSR0 | UART/SIO serial status register ch.0 | R/W | 0000001в |
| 0059н | TDR0 | UART/SIO serial output data register ch.0 | R/W | 0000000В |
| 005Ан | RDR0 | UART/SIO serial input data register ch.0 | R | 0000000В |
| 005Вн to 006Вн | _ | (Disabled) | _ | _ |
| 006Сн | ADC1 | 8/10-bit A/D converter control register 1 | R/W | 0000000В |
| 006Dн | ADC2 | 8/10-bit A/D converter control register 2 | R/W | 0000000в |
| 006Ен | ADDH | 8/10-bit A/D converter data register (Upper byte) | R/W | 0000000В |
| 006Fн | ADDL | 8/10-bit A/D converter data register (Lower byte) | R/W | 0000000В |

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|--|-----|---------------|
| 0070н | WCSR | Watch counter status register | R/W | 0000000В |
| 0071н | _ | (Disabled) | _ | _ |
| 0072н | FSR | Flash memory status register | R/W | 000Х0000в |
| 0073н | SWRE0 | Flash memory sector writing control register 0 | R/W | 0000000В |
| 0074н | SWRE1 | Flash memory sector writing control register 1 | R/W | 0000000В |
| 0075н | _ | (Disabled) | _ | _ |
| 0076н | WREN | Wild register address compare enable register | R/W | 0000000В |
| 0077н | WROR | Wild register data test setting register | R/W | 0000000B |
| 0078н | _ | (Mirror of register bank pointer (RP) and direct bank pointer (DP)) | _ | _ |
| 0079н | ILR0 | Interrupt level setting register 0 | R/W | 111111111 |
| 007Ан | ILR1 | Interrupt level setting register 1 | R/W | 111111111 |
| 007Вн | ILR2 | Interrupt level setting register 2 | R/W | 111111111 |
| 007Сн | ILR3 | Interrupt level setting register 3 | R/W | 111111111 |
| 007Dн | ILR4 | Interrupt level setting register 4 | R/W | 111111111 |
| 007Ен | ILR5 | Interrupt level setting register 5 | R/W | 111111111 |
| 007Fн | _ | (Disabled) | | _ |
| 0F80н | WRARH0 | Wild register address setting register (Upper byte) ch.0 | R/W | 0000000В |
| 0F81н | WRARL0 | Wild register address setting register (Lower byte) ch.0 | R/W | 0000000В |
| 0F82н | WRDR0 | Wild register data setting register ch.0 | R/W | 0000000В |
| 0F83н | WRARH1 | Wild register address setting register (Upper byte) ch.1 | R/W | 0000000В |
| 0F84н | WRARL1 | Wild register address setting register (Lower byte) ch.1 | R/W | 0000000В |
| 0F85н | WRDR1 | Wild register data setting register ch.1 | R/W | 0000000В |
| 0F86н | WRARH2 | Wild register address setting register (Upper byte) ch.2 | R/W | 0000000В |
| 0F87н | WRARL2 | Wild register address setting register (Lower byte) ch.2 | R/W | 0000000В |
| 0F88н | WRDR2 | Wild register data setting register ch.2 | R/W | 0000000В |
| 0F89н to 0F91н | _ | (Disabled) | _ | _ |
| 0F92н | T01CR0 | 8/16-bit compound timer 01 control status register 0 ch.0 | R/W | 0000000В |
| 0F93н | T00CR0 | 8/16-bit compound timer 00 control status register 0 ch.0 | R/W | 0000000В |
| 0F94н | T01DR | 8/16-bit compound timer 01 data register ch.0 | R/W | 0000000В |
| 0F95н | T00DR | 8/16-bit compound timer 00 data register ch.0 | R/W | 0000000В |
| 0F96н | TMCR0 | 8/16-bit compound timer 00/01 timer mode control register ch.0 | R/W | 00000000в |
| 0F97н | T11CR0 | 8/16-bit compound timer 11 control status register 0 ch.1 | R/W | 0000000В |

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|--|-----|---------------|
| 0F98н | T10CR0 | 8/16-bit compound timer 10 control status register 0 ch.1 | R/W | 0000000В |
| 0F99н | T11DR | 8/16-bit compound timer 11 data register ch.1 | R/W | 0000000В |
| 0F9Aн | T10DR | 8/16-bit compound timer 10 data register ch.1 | R/W | 0000000В |
| 0F9Вн | TMCR1 | 8/16-bit compound timer 10/11 timer mode control register ch.1 | R/W | 00000000В |
| 0F9Cн | PPS01 | 8/16-bit PPG1 cycle setting buffer register ch.0 | R/W | 111111111 |
| 0F9Dн | PPS00 | 8/16-bit PPG0 cycle setting buffer register ch.0 | R/W | 111111111 |
| 0F9Eн | PDS01 | 8/16-bit PPG1 duty setting buffer register ch.0 | R/W | 11111111В |
| 0F9Fн | PDS00 | 8/16-bit PPG0 duty setting buffer register ch.0 | R/W | 11111111В |
| 0ҒА0н | PPS11 | 8/16-bit PPG1 cycle setting buffer register ch.1 | R/W | 11111111В |
| 0FA1н | PPS10 | 8/16-bit PPG0 cycle setting buffer register ch.1 | R/W | 111111111 |
| 0FA2н | PDS11 | 8/16-bit PPG1 duty setting buffer register ch.1 | R/W | 111111111 |
| 0FАЗн | PDS10 | 8/16-bit PPG0 duty setting buffer register ch.1 | R/W | 111111111 |
| 0FA4н | PPGS | 8/16-bit PPG start register | R/W | 0000000B |
| 0FA5н | REVC | 8/16-bit PPG output inversion register | R/W | 0000000В |
| 0FA6н | | | | |
| to | | (Disabled) | | _ |
| 0FA9 _H | DD ODLIO | 40 h'i PPO de la constant de la cons | | 0000000 |
| 0FAA _H | PDCRH0 | 16-bit PPG down counter register (Upper byte) ch.0 | R | 00000000В |
| 0FAB _H | PDCRL0 | 16-bit PPG down counter register (Lower byte) ch.0 | R | 0000000В |
| 0FAC _H | PCSRH0 | 16-bit PPG cycle setting buffer register (Upper byte) ch.0 | R/W | 111111111 |
| 0FAD _H | PCSRL0 | 16-bit PPG cycle setting buffer register (Lower byte) ch.0 | R/W | 111111111В |
| 0FAE _H | PDUTH0 | 16-bit PPG duty setting buffer register (Upper byte) ch.0 | R/W | 111111111В |
| 0FAF _H | PDUTL0 | 16-bit PPG duty setting buffer register (Lower byte) ch.0 | R/W | 111111111 |
| 0FB0н to 0FBBн | _ | (Disabled) | _ | _ |
| 0FBCн | BGR1 | LIN-UART baud rate generator register 1 | R/W | 0000000В |
| 0FBDн | BGR0 | LIN-UART baud rate generator register 0 | R/W | 0000000в |
| 0FВЕн | PSSR0 | UART/SIO dedicated baud rate generator prescaler selection register ch.0 | R/W | 00000000в |
| 0FBF _H | BRSR0 | UART/SIO dedicated baud rate generator baud rate setting register ch.0 | R/W | 00000000в |
| 0FC0н to 0FC2н | _ | (Disabled) | | _ |
| 0FС3н | AIDRL | A/D input disable register (Lower byte) | R/W | 0000000В |
| 0FC4н to 0FE2н | _ | (Disabled) | _ | _ |

(Continued)

| 1 / | | | | |
|----------------------|-----------------------|--------------------------------|-----|---------------|
| Address | Register abbreviation | Register name | R/W | Initial value |
| 0FE3н | WCDR | Watch counter data register | R/W | 00111111в |
| 0FE4н to 0FEDн | _ | (Disabled) | _ | _ |
| 0FEE _H | ILSR | Input level select register | R/W | 0000000В |
| 0FEFн | WICR | Interrupt pin control register | R/W | 01000000в |
| 0FF0н to 0FFFн | _ | (Disabled) | _ | _ |

• R/W access symbols

R/W : Readable/Writable

R : Read only W : Write only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to the "(Disabled)". Reading the "(Disabled)" returns an undefined value.

■ INTERRUPT SOURCE TABLE

| | Interrupt | Vector tab | le address | Bit name of | Same level |
|--------------------------------------|-------------------|-------------------|-------------------|-------------------------------------|---|
| Interrupt source | request number | Upper | Lower | interrupt level setting register | priority order (at simultaneous occurrence) |
| External interrupt ch.0 | IRQ0 | FFFA⊦ | FFFB⊦ | L00 [1 : 0] | High |
| External interrupt ch.4 | ingu | FFFAH | ГГГОН | L00 [1.0] | A |
| External interrupt ch.1 | IRQ1 | FFF8 _H | FFF9 _H | L01 [1 : 0] | ↑ • |
| External interrupt ch.5 | INQI | ГГГОН | ГГГЭН | LOT [1.0] | |
| External interrupt ch.2 | IRQ2 | FFF6 _H | FFF7 _H | L02 [1 : 0] | |
| External interrupt ch.6 | INQZ | ГГГОН | ГГГ/Н | L02 [1.0] | |
| External interrupt ch.3 | IRQ3 | FFF4 _H | FFF5 _H | L03 [1 : 0] | |
| External interrupt ch.7 | inus | | ГГГЭН | LU3 [1.0] | |
| UART/SIO ch.0 | IRQ4 | FFF2 _H | FFF3 _H | L04 [1 : 0] | |
| 8/16-bit compound timer ch.0 (Lower) | IRQ5 | FFF0⊦ | FFF1 _H | L05 [1 : 0] | |
| 8/16-bit compound timer ch.0 (Upper) | IRQ6 | FFEEH | FFEF | L06 [1 : 0] | |
| LIN-UART (reception) | IRQ7 | FFECH | FFEDH | L07 [1:0] | |
| LIN-UART (transmission) | IRQ8 | FFEAH | FFEBH | L08 [1:0] | |
| 8/16-bit PPG ch.1 (Lower) | IRQ9 | FFE8 _H | FFE9н | L09 [1 : 0] | |
| 8/16-bit PPG ch.1 (Upper) | IRQ10 | FFE6 _H | FFE7 _H | L10 [1:0] | |
| (Unused) | IRQ11 | FFE4 _H | FFE5 _H | L11 [1:0] | |
| 8/16-bit PPG ch.0 (Upper) | IRQ12 | FFE2 _H | FFE3 _H | L12 [1 : 0] | |
| 8/16-bit PPG ch.0 (Lower) | IRQ13 | FFE0 _H | FFE1 _H | L13 [1 : 0] | |
| 8/16-bit compound timer ch.1 (Upper) | IRQ14 | FFDEH | FFDF _H | L14 [1 : 0] | |
| 16-bit PPG ch.0 | IRQ15 | FFDCH | FFDD⊦ | L15 [1 : 0] | |
| (Unused) | IRQ16 | FFDA _H | FFDB _H | L16 [1 : 0] | |
| (Unused) | IRQ17 | FFD8 _H | FFD9 _H | L17 [1:0] | |
| 8/10-bit A/D converter | IRQ18 | FFD6 _H | FFD7 _H | L18 [1 : 0] | |
| Timebase timer | IRQ19 | FFD4 _H | FFD5 _H | L19 [1 : 0] | |
| Watch timer/Watch counter | IRQ20 | FFD2 _H | FFD3 _H | L20 [1:0] | |
| (Unused) | IRQ21 | FFD0 _H | FFD1 _H | L21 [1 : 0] | |
| 8/16-bit compound timer ch.1 (Lower) | IRQ22 | FFCEH | FFCF _H | L22 [1 : 0] | ▼ |
| Flash memory | IRQ23 | FFCCH | FFCDH | L23 [1 : 0] | Low |

■ ELECTRICAL CHARACTERISTICS


1. Absolute Maximum Ratings

| Parameter | Symbol | Rat | ing | Unit | Remarks |
|--|--------------------------|-----------|-------------|------|--|
| Parameter | Syllibol | Min | Max | Unit | nemarks |
| Power supply voltage*1 | Vcc AVcc | Vss - 0.3 | Vss + 4.0 | V | *2 |
| Input voltage*1 | Vı | Vss - 0.3 | Vss + 4.0 | V | *3 |
| Output voltage*1 | Vo | Vss - 0.3 | Vss + 4.0 | V | *3 |
| Maximum clamp current | CLAMP | - 2.0 | + 2.0 | mA | Applicable to pins*4 |
| Total maximum clamp current | Σ l $ $ CLAMP $ $ | _ | 20 | mA | Applicable to pins*4 |
| "L" level maximum | lo _{L1} | | 15 | m A | Other than PF0 to PF2 |
| output current | lol2 | _ | 15 | - mA | PF0 to PF2 |
| "L" level average | lolav1 | | 4 | - mA | Other than PF0 to PF2 Average output current = operating current × operating ratio (1 pin) |
| current | lolav2 | _ | 12 | IIIA | PF0 to PF2 Average output current = operating current × operating ratio (1 pin) |
| "L" level total maximum output current | ΣΙοι | _ | 100 | mA | |
| "L" level total average output current | ΣΙοιαν | _ | 50 | mA | Total average output current = operating current × operating ratio (Total of pins) |
| "H" level maximum | І он1 | | – 15 | ^ | Other than PF0 to PF2 |
| output current | I ОН2 | _ | - 15 | mA | PF0 to PF2 |
| "H" level average | Iohav1 | | - 4 | mΛ | Other than PF0 to PF2 Average output current = operating current × operating ratio (1 pin) |
| current | Iонаv2 | | - 8 | - mA | PF0 to PF2 Average output current = operating current × operating ratio (1 pin) |
| "H" level total maximum output current | ΣІон | _ | - 100 | mA | |
| "H" level total average output current | ΣΙομαν | _ | - 50 | mA | Total average output current = operating current × operating ratio (Total of pins) |

(Continued)

| Parameter | Symbol | Rat | ing | Unit | Remarks |
|-----------------------|----------|-------------|-------|------|---------|
| raiametei | Syllibol | Min | Max | Onne | nemarks |
| Power consumption | Pd | _ | 320 | mW | |
| Operating temperature | TA | - 40 | + 85 | °C | |
| Storage temperature | Tstg | – 55 | + 150 | °C | |

- *1 : The parameter is based on $AV_{SS} = V_{SS} = 0.0 \text{ V}$.
- *2 : Apply equal potential to AVcc and Vcc.
- *3 : V_I and Vo should not exceed V_{CC} + 0.3 V. V_I must not exceed the rating voltage. However, if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.
- *4 : Applicable to pins : P00 to P07, P10 to P14, P60 to P64, PF0 to PF2, PG0
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The + B signal is an input signal that exceeds Vcc voltage. The + B signal should always be applied a limiting resistance placed between the + B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this affects other devices.
 - Note that if the + B signal is inputted when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the + B input pin open.
 - Sample recommended circuits :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

 $(AV_{SS} = V_{SS} = 0.0 V)$

| Parameter | Sym- | Pin name | Condi- | Va | lue | Unit | Remarks |
|-----------------------|--------------|--------------|--------|------|------|-------|---|
| raiametei | bol | riii iiaiiie | tion | Min | Max | Oilit | nemarks |
| Power supply | | _ | _ | 2.3* | 3.3 | | At normal operating, T _A = -10 °C to +85 °C |
| | Vcc, AVcc | _ | _ | 2.4* | 3.3 | V | At normal operating, T _A = -40 °C to +85 °C |
| voltage | | _ | _ | 2.6 | 3.6 | | MB95FV100D-101 T _A = +5 to +35 |
| | | _ | | 1.5 | 3.3 | | Retain status in stop mode |
| Operating temperature | Та | _ | _ | - 40 | + 85 | °C | |

^{*:} The values vary with the operating frequency.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = AVcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)

| | Sym- | | | | Value | | | Demode | |
|--|---|---|--|------------|-------|-----------|------|--|--|
| Parameter | bol | Pin name | Conditions | Min | Тур | Max | Unit | Remarks | |
| | VIH | P04, P10 | *1 | 0.7 Vcc | — | Vcc + 0.3 | ٧ | At selecting CMOS input level | |
| "H" level input voltage | VIHS | P00 to P07, P10 to P14, P60 to P64, PF0 to PF2, PG0, PG1*2, PG2*2 | *1 | 0.8 Vcc | | Vcc + 0.3 | ٧ | Hysteresis input | |
| | VIHM | RST, MOD | _ | 0.8 Vcc | _ | Vcc + 0.3 | V | Hysteresis input | |
| | VIL | P04, P10 | *1 | Vss - 0.3 | | 0.3 Vcc | ٧ | At selecting CMOS input level (Hysteresis input) | |
| "L" level input voltage | P00 to P07, P10 to P14, P60 to P64, PF0 to PF2, PG0, PG1*2, PG2*2 | | *1 | Vss - 0.3 | _ | 0.2 Vcc | V | Hysteresis input | |
| | VILM | RST, MOD | _ | Vss - 0.3 | | 0.2 Vcc | V | Hysteresis input | |
| "H" level output | V _{OH1} | Output pin other than PF0 to PF2 | $I_{OH} = -4.0 \text{ mA}$ | 2.4 | _ | _ | ٧ | | |
| voltage | V _{OH2} | PF0 to PF2 | $I_{OH} = -8.0 \text{ mA}$ | 2.4 | _ | _ | V | | |
| "L" level output | V _{OL1} | Output pin other than PF0 to PF2 | IoL = 4.0 mA | | _ | 0.4 | ٧ | | |
| voltage | V _{OL2} | PF0 to PF2 | IoL = 12 mA | _ | _ | 0.4 | V | | |
| Input leakage current (Hi-Z output leakage current) | lu | All input pins | 0.0 V < V1 < Vcc | - 5 | _ | + 5 | μА | When the pull-up is prohibition setting | |
| Pull-up resistor | RPULL | P00 to P07, P10 to P14, PG0, PG1*2, PG2*2 | Vı = 0.0 V | 25 | 50 | 100 | kΩ | When the pull-up is permission setting | |
| | | | F _{CH} = 20 MHz F _{MP} = 10 MHz Main clock | _ | 11.0 | 14.0 | mA | At other than Flash memory writing and erasing | |
| Power supply | | Vcc | mode (divided by 2) | _ | 30.0 | 35.0 | mA | At Flash memory writing and erasing | |
| current*3 | Icc | (External clock operation) F | F _{CH} = 32 MHz F _{MP} = 16 MHz Main clock | — | 17.6 | 22.4 | mA | At other than Flash memory writing and erasing | |
| | | | mode (divided by 2) | _ | 38.1 | 44.9 | mA | At Flash memory writing and erasing | |

(Vcc = AVcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)

| | Sym- | | , | - 0.0 V, I | Value | 0.0 | | - 40 °C to + 85 °C) | | | |
|------------------------|---------|--------------------------------------|--|------------|-------|---|------|---------------------|-----|----|--|
| Parameter | bol | Pin name | Conditions | Min | Тур | Max | Unit | Remarks | | | |
| | Iccs | | Fch = 20 MHz FMP = 10 MHz Main Sleep mode (divided by 2) | _ | 4.5 | 6.0 | mA | | | | |
| | ICCS | Vcc (External clock operation) | | | | F _{CH} = 32 MHz F _{MP} = 16 MHz Main Sleep mode (divided by 2) | _ | 7.2 | 9.6 | mA | |
| | Iccl | | $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Sub clock mode (divided by 2) , $T_{A} = +25 \text{ °C}$ | _ | 25 | 35 | μΑ | | | | |
| | Iccls | | $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Sub sleep mode (divided by 2) , $T_A = +25 \text{ °C}$ | _ | 7 | 15 | μΑ | | | | |
| Power supply current*3 | Ісст | | FcL = 32 kHz Watch mode Main stop mode T _A = +25 °C | _ | 2 | 10 | μА | | | | |
| | | | F _{CH} = 4 MHz F _{MP} = 10 MHz Main PLL mode (multiplied by 2.5) | _ | 10 | 14 | mA | | | | |
| | ICCMPLL | | F _{CH} = 6.4 MHz F _{MP} = 16 MHz Main PLL mode (multiplied by 2.5) | _ | 16.0 | 22.4 | mA | | | | |
| | Iccspll | | $\begin{aligned} &\text{F}_{\text{CL}} = 32 \text{ kHz} \\ &\text{F}_{\text{MPL}} = 128 \text{ kHz} \\ &\text{Sub PLL mode} \\ &\text{(multiplied by 4)} , \\ &\text{T}_{\text{A}} = + 25 ^{\circ}\text{C} \end{aligned}$ | _ | 190 | 250 | μΑ | | | | |
| | Істѕ | | F _{CH} = 10 MHz Timebase timer mode T _A = +25 °C | _ | 0.64 | 0.80 | mA | | | | |
| | Іссн | | Sub stop mode T _A = +25 °C | _ | 1 | 5 | μА | | | | |

(Vcc = AVcc = 3.3 V, AVss = Vss = 0.0 V,
$$T_A = -40 \,^{\circ}\text{C}$$
 to $+85 \,^{\circ}\text{C}$)

| Parameter | Sym- | Pin name | Conditions | | Value | | Unit | Remarks |
|------------------------|------|------------------------------------|---|-----|-------|-----|-------|---------|
| raiailletei | bol | | Conditions | Min | Тур | Max | Oilit | nemarks |
| Power supply current*3 | lΑ | | F _{CH} = 10 MHz At operating of A/D conversion | | 1.3 | 2.2 | mA | |
| | Іан | AV cc | F _{CH} = 10 MHz At stopping of A/D conversion T _A = +25 °C | | 1 | 5 | μА | |
| Input capacitance | Cin | Other than AVcc, AVss, Vcc, Vss | f = 1 MHz | _ | 5 | 15 | pF | |

^{*1 :} P04, P10 can switch the input level to either the "CMOS input level" or "hysteresis input level". The switching of the input level can be set by the input level selection register (ILSR).

- Refer to "4. AC Characteristics (1) Clock Timing" for Fch and Fcl.
- Refer to "4. AC Characteristics (2) Source Clock/Machine Clock" for FMP and FMPL.

^{*2 :} Single clock product only


^{*3 :} Power supply current is regulated by external clock.


4. AC Characteristics


(1) Clock Timing


 $(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$

| | ı | ı | | (VCC = 3.3 V, AVSS = VSS = 0.0 V, 1A = -40 C to + 6 | | | | |
|-------------------------------------|------------|------------|------------|--|--------|-------|-------|--|
| Parameter | Sym- | Pin name | Conditions | | Value | | Unit | Remarks |
| Farameter | bol | Finitianie | Conditions | Min | Тур | Max | Oilit | nemarks |
| | | | | 1.00 | _ | 16.25 | MHz | When using main oscillation circuit |
| | | | | 1.00 | | 32.50 | MHz | When using external clock |
| | Fсн | X0, X1 | | 3.00 | | 10.00 | MHz | Main PLL multiplied by 1 |
| | | | | 3.00 | | 8.13 | MHz | Main PLL multiplied by 2 |
| Clock frequency | | | | 3.00 | _ | 6.50 | MHz | Main PLL multiplied by 2.5 |
| | | | | 3.00 | _ | 4.06 | MHz | Main PLL multiplied by 4 |
| | FcL | X0A, X1A | | | 32.768 | _ | kHz | When using sub oscillation circuit |
| | | | _ | | 32.768 | | kHz | When using sub PLL Flash memory product : Vcc = 2.3 V to 3.3 V |
| | thcyl | X0, X1 | | 100 | _ | 1000 | ns | When using main oscillation circuit |
| Clock cycle time | | | | 50 | | 1000 | ns | When using external clock |
| | tLCYL | X0A, X1A | | _ | 30.5 | | μs | When using sub oscillation circuit, When using external clock |
| Input clock pulse | twH1 | X0 | | 10 | | | ns | When using external clock Duty ratio is about 30% to |
| width | twH2 | X0A | | | 15.2 | | μs | 70%. |
| Input clock rise time and fall time | tcr tcr | X0, X0A | | | _ | 10 | ns | When using external clock |










(2) Source Clock/Machine Clock


$$(Vcc = 3.3 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$$


| | | <u> </u> | | | | | | |
|---|------------------|----------|--------|-------|---------|-------|---|--|
| Parameter | Sym- | Pin | | Value | | Unit | Remarks | |
| Farameter | bol | name | Min | Тур | Max | Oilit | Homano | |
| Source clock cycle time*1 (Clock before setting | tsclк | | 61.5 | ı | 2000 | ns | When using main clock Min : FcH = 8.125 MHz, PLL multiplied by 2 Max : FcH = 1 MHz, divided by 2 | |
| division) | ISOLA | | 7.6 | | 61.0 | μs | When using sub clock Min : FcL = 32 kHz, PLL multiplied by 4 Max : FcL = 32 kHz, divided by 2 | |
| Course cleak fraguency | Fsp | _ | 0.5 | _ | 16.25 | MHz | When using main clock | |
| Source clock frequency | F _{SPL} | _ | 16.384 | _ | 131.072 | kHz | When using sub clock | |
| Machine clock cycle time*2 (Minimum instruction | †MCLK | | 100 | | 32000 | ns | When using main clock Min : $F_{SP} = 16.25$ MHz, no division Max : $F_{SP} = 0.5$ MHz, divided by 16 | |
| execution time) | IMCLK | | 7.6 | | 976.5 | μs | When using sub clock Min: F _{SPL} = 131 kHz, no division Max: F _{SPL} = 16 kHz, divided by 16 | |
| Machine clock frequency | F _{MP} | | 0.031 | _ | 16.250 | MHz | When using main clock | |
| I wachine clock frequency | FMPL | | 1.024 | _ | 131.072 | kHz | When using sub clock | |


^{*1 :} Clock before setting division due to machine clock division ratio selection bits (SYCC : DIV1 and DIV0) . This source clock is divided by the machine clock division ratio selection bits (SYCC : DIV1 and DIV0) , and it becomes the machine clock. Further, the source clock can be selected as follows.

- Main clock divided by 2
- PLL multiplication of main clock (select from 1, 2, 2.5, 4 multiplication)
- Sub clock divided by 2
- PLL multiplication of sub clock (select from 2, 3, 4 multiplication)
- *2 : Operation clock of the microcontroller. Machine clock can be selected as follows.
 - Source clock (no division)
 - Source clock divided by 4
 - Source clock divided by 8
 - Source clock divided by 16










(3) External Reset

$$(V_{CC} = 3.3 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{T}_{A} = -40 \,^{\circ}\text{C to} + 85 \,^{\circ}\text{C})$$

| Parameter | Symbol | Value | | Unit | Remarks |
|---------------------|---------------|---|-----|-------|--|
| Farameter | Symbol | Min | Max | Oiiit | nemarks |
| RST "L" level pulse | | 2 tмськ*1 | _ | ns | At normal operating |
| width | t RSTL | Oscillation time of oscillator*2 + 2 tmcLK*1 | | ns | At stop mode, sub clock mode, sub sleep mode, and watch mode |


- *1 : Refer to " (2) Source Clock/Machine Clock" for tmclk.
- *2 : Oscillation start time of oscillator is the time that the amplitude reaches 90 %. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of μs and several ms. In the external clock, the oscillation time is 0 ms.




(4) Power-on Reset

(AVss = Vss = 0.0 V,
$$T_A = -40 \, ^{\circ}\text{C}$$
 to $+85 \, ^{\circ}\text{C}$)

| Parameter | Symbol | Symbol Conditions — | | Value | | Value | | Remarks |
|--------------------------|----------|---------------------|---|-------|------|-----------------------------|--|---------|
| Farameter | Syllibol | | | Max | Unit | nemarks | | |
| Power supply rising time | t⊓ | | _ | 36 | ms | | | |
| Power supply cutoff time | toff | _ | 1 | | ms | Waiting time until power-on | | |



Note: Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, set the slope of rising within 20 mV/ms as shown below.




(5) Peripheral Input Timing

 $(Vcc = 3.3 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$

| Parameter Symbol | | Pin name | Va | Unit | | |
|----------------------------------|------------------|---------------------|------------------|------|----|--|
| Farameter | Parameter Symbol | | Min Max | | | |
| Peripheral input "H" pulse width | tıшн | INT00 to INT07, | 2 t мськ* | _ | ns | |
| Peripheral input "L" pulse width | tıнı∟ | EC0, EC1, TRG0/ADTG | 2 t мськ* | _ | ns | |

^{*:} Refer to "(2) Source Clock/Machine Clock" for tmclk.




(6) UART/SIO, Serial I/O Timing

$$(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$$

| Parameter | Symbol | Pin name | Conditions | Va | lue | Unit | |
|--|----------------------------|-----------|---------------------------------------|------------------|-------|------|--|
| Farameter | Parameter Symbol Pili hame | | Conditions | Min Max | | | |
| Serial clock cycle time | tscyc | UCK0 | Internal clock | 4 t мськ* | _ | ns | |
| $UCK \downarrow \to UO$ time | tsLov | UCK0, UO0 | operation | - 190 | + 190 | ns | |
| Valid UI → UCK ↑ | tıvsн | UCK0, UI0 | output pin : | 2 t мськ* | _ | ns | |
| $UCK \uparrow \to valid \; UI \; hold \; time$ | tsніх | UCK0, UI0 | $C_L = 80 \text{ pF} + 1 \text{TTL}.$ | 2 t мськ* | _ | ns | |
| Serial clock "H" pulse width | t shsl | UCK0 | | 4 t мськ* | _ | ns | |
| Serial clock "L" pulse width | t slsh | UCK0 | External clock | 4 t мськ* | _ | ns | |
| $UCK \downarrow \to UO$ time | t sLov | UCK0, UO0 | operation output pin : | 0 | 190 | ns | |
| Valid UI → UCK ↑ | tıvsн | UCK0, UI0 | $C_L = 80 \text{ pF} + 1 \text{TTL}.$ | 2 t мськ* | _ | ns | |
| $UCK \uparrow \to valid \; UI \; hold \; time$ | tsнıх | UCK0, UI0 | | 2 t мськ* | | ns | |

^{*:} Refer to "(2) Source Clock/Machine Clock" for tmclk.



(7) LIN-UART Timing

Sampling at the rising edge of sampling clock*1 and prohibited serial clock delay*2 (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)


 $(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = -40 \,^{\circ}\text{C to } + 85 \,^{\circ}\text{C})$

| Parameter | Sym- | Pin name | Conditions | Va | lue | Unit |
|---|------------|-------------|---|-----------------------|----------------|-------|
| Parameter | bol | Fill Hallie | Conditions | Min | Max | Ullit |
| Serial clock cycle time | tscyc | SCK | | 5 tмськ* ³ | | ns |
| $SCK \downarrow \to SOT$ delay time | tslovi | SCK, SOT | Internal clock | -95 | + 95 | ns |
| Valid SIN → SCK ↑ | tıvsнı | SCK, SIN | operation output pin : C _L = 80 pF + 1 TTL. | tmcLK*3 + 190 | | ns |
| $SCK \uparrow \to valid \; SIN \; hold \; time$ | tsнıxı | SCK, SIN | | 0 | | ns |
| Serial clock "L" pulse width | tslsh | SCK | | 3 tмськ*3 — tr | | ns |
| Serial clock "H" pulse width | tshsl | SCK | | tмськ*3 + 95 | _ | ns |
| $SCK \downarrow \to SOT$ delay time | tslove | SCK, SOT | External clock | _ | 2 tмськ*3 + 95 | ns |
| Valid SIN → SCK ↑ | tivshe | SCK, SIN | operation output pin: | 190 | | ns |
| $SCK \uparrow \to valid \; SIN \; hold \; time$ | tshixe | SCK, SIN | $C_L = 80 \text{ pF} + 1 \text{ TTL}.$ | tмськ*3 + 95 | | ns |
| SCK fall time | t⊧ | SCK | | _ | 10 | ns |
| SCK rise time | t R | SCK | | | 10 | ns |

^{*1 :} Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

^{*2 :} Serial clock delay function is used to delay half clock for the output signal of serial clock.

^{*3:} Refer to "(2) Source Clock/Machine Clock" for tmclk.



Sampling at the falling edge of sampling clock*1 and prohibited serial clock delay*2 (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)


 $(Vcc = 3.3 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } + 85 ^{\circ}\text{C})$

| Parameter | Sym- | Pin name | Conditions | Va | lue | Unit |
|---|----------------|-------------|---|-------------------------------|----------------|-------|
| raiailletei | bol | Fill Hallie | Conditions | Min | Max | Offic |
| Serial clock cycle time | tscyc | SCK | | 5 t мськ* ³ | _ | ns |
| $SCK \uparrow \to SOT$ delay time | t shovi | SCK, SOT | Internal clock | -95 | + 95 | ns |
| Valid SIN \rightarrow SCK $↓$ | tıvslı | SCK, SIN | operation output pin : C _L = 80 pF + 1 TTL. | tmcLK*3 + 190 | | ns |
| $SCK \downarrow \to valid \; SIN \; hold \; time$ | t slixi | SCK, SIN | · | 0 | | ns |
| Serial clock "H" pulse width | t shsl | SCK | | 3 tмськ*3 — tв | | ns |
| Serial clock "L" pulse width | t slsh | SCK | | $t_{\text{MCLK}}^{\star3}+95$ | _ | ns |
| $SCK \uparrow \to SOT$ delay time | t shove | SCK, SOT | External clock | _ | 2 tmclk*3 + 95 | ns |
| Valid SIN \rightarrow SCK $↓$ | tivsle | SCK, SIN | operation output pin : | 190 | | ns |
| $SCK \downarrow \to valid \; SIN \; hold \; time$ | tslixe | SCK, SIN | $C_L = 80 \text{ pF} + 1 \text{ TTL}.$ | $t_{\text{MCLK}}^{\star3}+95$ | _ | ns |
| SCK fall time | t _F | SCK | | _ | 10 | ns |
| SCK rise time | t⊓ | SCK | | _ | 10 | ns |

^{*1 :} Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

^{*2 :} Serial clock delay function is used to delay half clock for the output signal of serial clock.

 $^{^{*}3}$: Refer to " (2) Source Clock/Machine Clock" for t_{MCLK} .




Sampling at the rising edge of sampling $clock^{*1}$ and enabled serial clock delay*² (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)

 $(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = -40 ^{\circ}\text{C to } + 85 ^{\circ}\text{C})$

| Parameter | Sym- | Pin name | Conditions | Valu | ıe | Unit |
|--|----------------|--------------|--|-------------------------------|-----------|-------|
| Parameter | bol | Pili liaille | Conditions | Min | Max | Ollit |
| Serial clock cycle time | tscyc | SCK | | 5 t мськ* ³ | _ | ns |
| $SCK \uparrow \to SOT$ delay time | t shovi | SCK, SOT | Internal clock | -95 | + 95 | ns |
| Valid SIN $ ightarrow$ SCK \downarrow | tıvslı | SCK, SIN | operation output pin : | tмськ*3 + 190 | _ | ns |
| $SCK \downarrow \to valid \ SIN \ hold \ time$ | t slixi | SCK, SIN | $C_L = 80 \text{ pF} + 1 \text{ TTL}.$ | 0 | _ | ns |
| $SOT \to SCK \downarrow delay \; time$ | tsovu | SCK, SOT | | _ | 4 tmclk*3 | ns |

- *1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.
- *2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.
- *3: Refer to "(2) Source Clock/Machine Clock" for tmclk.




Sampling at the falling edge of sampling clock*1 and enabled serial clock delay*2 (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1)

 $(V_{CC} = 3.3 \text{ V}, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } + 85 \,^{\circ}\text{C})$

| Doromotor | Parameter Sym-Pin name | | Conditions | Valu | ıe | Unit |
|---|------------------------|-------------|--|-------------------------------|-----------|-------|
| Farameter | bol | Fill Hallie | Conditions | Min | Max | Oilit |
| Serial clock cycle time | tscyc | SCK | | 5 t мськ* ³ | _ | ns |
| $SCK \downarrow \to SOT$ delay time | tslovi | SCK, SOT | Internal clock | -95 | + 95 | ns |
| Valid SIN → SCK ↑ | tıvsнı | SCK, SIN | operating output pin : | tмськ*3 + 190 | _ | ns |
| $SCK \uparrow \to valid \; SIN \; hold \; time$ | tshixi | SCK, SIN | $C_L = 80 \text{ pF} + 1 \text{ TTL}.$ | 0 | _ | ns |
| $SOT \to SCK \uparrow delay time$ | tsovні | SCK, SOT | | _ | 4 tmclk*3 | ns |

- *1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.
- *2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.
- *3: Refer to "(2) Source Clock/Machine Clock" for tmclk.



5. A/D Converter


(1) A/D Converter Electrical Characteristics


(AVcc = Vcc = 1.8 V to 3.3 V, AVss = Vss = 0.0 V, T_A = -40 °C to +85 °C)

| Dawassatass | Sym- | | Value | | He 9 | Daw - da |
|---------------------------|------------------|----------------|----------------|----------------|------|--|
| Parameter | bol | Min | Тур | Max | Unit | Remarks |
| Resolution | | _ | _ | 10 | bit | |
| Total error | | - 3.0 | | + 3.0 | LSB | |
| Linearity error | | - 2.5 | _ | + 2.5 | LSB | |
| Differential linear error | | - 1.9 | _ | + 1.9 | LSB | |
| Zero transition | Vot | AVss – 1.5 LSB | AVss + 0.5 LSB | AVss + 2.5 LSB | V | 2.7 V ≤ AVcc ≤ 3.3 V |
| voltage | V 01 | AVss – 0.5 LSB | AVss + 1.5 LSB | AVss + 3.5 LSB | V | 1.8 V ≤ AVcc < 2.7 V |
| Full-scale transition | V _{FST} | AVcc – 3.5 LSB | AVcc – 1.5 LSB | AVcc + 0.5 LSB | V | 2.7 V ≤ AVcc ≤ 3.3 V |
| voltage | V F51 | AVcc – 2.5 LSB | AVcc – 0.5 LSB | AVcc + 1.5 LSB | V | 1.8 V ≤ AVcc < 2.7 V |
| Compare time | | 0.6 | _ | 140 | μs | 2.7 V ≤ AVcc ≤ 3.3 V |
| Compare ume | | 20 | _ | 140 | μs | 1.8 V ≤ AVcc < 2.7 V |
| Sampling time | | 0.4 | | 8 | μs | $2.7~V \le AV_{CC} \le 3.3~V$ external impedance < at 1.8 k Ω |
| Camping time | | 30 | | 8 | μs | 1.8 V \leq AVcc $<$ 2.7 V external impedance $<$ at 14.8 kΩ |
| Analog input current | Iain | -0.3 | _ | + 0.3 | μΑ | |
| Analog input voltage | Vain | AVss | | AVcc | ٧ | |
| Reference voltage | _ | AVss + 1.8 | | AVcc | ٧ | AVcc pin |
| Reference voltage | lR | _ | 400 | 600 | μΑ | AVcc pin, During A/D operation |
| supply current | lпн | _ | _ | 5 | μΑ | AVcc pin, At stop mode |

(2) Notes on Using A/D Converter

- About the external impedance of analog input and its sampling time
 - A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also, if the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.





About errors

As IAVcc – AVssl becomes smaller, values of relative errors grow larger.

(3) Definition of A/D Converter Terms

Resolution

The level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

• Linearity error (unit : LSB)

The deviation between the value along a straight line connecting the zero transition point ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") of a device and the full-scale transition point


("11 1111 1111" \leftarrow \rightarrow "11 1111 1110") compared with the actual conversion values obtained.


• Differential linear error (Unit : LSB)

Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

• Total error (unit: LSB)

Difference between actual and theoretical values, caused by a zero transition error, full-scale transition error, linearity error, quantum error, and noise.





6. Flash Memory Program/Erase Characteristics

| Parameter | | Value | | Unit | Remarks |
|---------------------------------------|-------|-------|--------|-------|--|
| raidilletei | Min | Тур | Max | Oilit | nemarks |
| Chip erase time | | 1*1 | 1.5*2 | S | Excludes 00 ^H programming prior erasure. |
| Byte programming time | _ | 32 | 3600*2 | μs | Excludes system-level overhead time. |
| Program/erase cycle | 10000 | _ | | cycle | |
| Power supply voltage at program/erase | 2.7 | | 3.3 | V | |
| Flash memory data retention time | 20*3 | | | year | Average T _A = +85 °C |

^{*1 :} $T_A = +25$ °C, $V_{CC} = 3.0$ V, 10000 cycles

 $^{^*2}$: T_A = +85 °C, V_{CC} = 2.7 V, 10000 cycles

 $^{^*3}$: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at $+85\,^{\circ}\text{C}$).

■ MASK OPTION


| No. | Part number | MB95F146S | MB95F146W | MB95FV100D-101 |
|-----|---|--|--|--|
| NO. | Specifying procedure | Setting disabled | Setting disabled | Setting disabled |
| 1 | Clock mode select* • Single-system clock mode • Dual-system clock mode | Single-system clock mode | Dual-system clock mode | Changing by the switch on MCU board |
| 2 | Low voltage detection reset* • With low voltage detection reset • Without low voltage detection reset | No | No | No |
| 3 | Clock supervisor* • With clock supervisor • Without clock supervisor | No | No | No |
| 4 | Selection of oscillation stabilization wait time • Selectable the initial value of main clock oscillation stabilization wait time | Fixed to oscillation stabilization wait time of (2 ¹⁴ – 2) /FcH | Fixed to oscillation stabilization wait time of (2 ¹⁴ – 2) /FcH | Fixed to oscillation stabilization wait time of (2 ¹⁴ – 2) /FcH |


^{*:} Low voltage detection reset and clock supervisor are options of 5-V products.

■ ORDERING INFORMATION

| Part number | Package |
|------------------------------------|---|
| MB95F146SPFM MB95F146WPFM | 32-pin plastic LQFP (FPT-32P-M21) |
| MB2146-301A (MB95FV100D-101PBT) | MCU board (224-pin plastic PFBGA (BGA-224P-M08) |

■ PACKAGE DIMENSIONS





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

■ MAIN CHANGES IN THIS EDITION

| Page | Section | Change Results |
|--------|---|--|
| _ | _ | Preliminary Data Sheet→Data Sheet |
| _ | _ | Changed the part number MB95FV100B-101→MB95FV100D-101 |
| 3 | ■ PRODUCT LINEUP | CPU functions Minimum instruction execution time: 0.1 μs (at machine clock frequency 10 MHz) →Minimum instruction execution time: 61.5 ns (at machine clock frequency 16.25 MHz) Interrupt processing time: 0.9 μs (at machine clock frequency 10 MHz) →Interrupt processing time: 0.6 μs (at machine clock frequency 16.25 MHz) |
| 4 | | Added the description Flash memory |
| 27 | ■ ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings | Changed under the table*3; V _{I1} →V _I |
| 28 | 2. Recommended Operating Conditions | Changed the Min value of power supply voltage V_{CC} , AV_{CC} . $T_A = -10 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$ $1.8 \rightarrow 2.3$ |
| | | $T_A = -40 ^{\circ}\text{C to} + 85 ^{\circ}\text{C } 2.0 \rightarrow 2.4$ |
| | 3. DC Characteristics | Moved "H" level input voltage and "L" level input voltage from the section "2. Recommended Operating Conditions". |
| 29, 30 | | Added to $F_{MP} = 16$ MHz in the section of Icc, Iccs, IccMPLL of power supply voltage. |
| | | Changed the Typ and Max values of $lcts$ 0.4 \rightarrow 0.64 (Typ value) 0.5 \rightarrow 0.80 (Max value) |
| 32 | AC Characteristics (1) Clock Timing | Changed the Max values of clock frequency X0, X1. When using main oscillation circuit 10→16.25 When using external clock 20→32.50 Main PLL multiplied by 2 : 5→8.13 Main PLL multiplied by 2.5 : 4→6.50 |
| | | Added the Main PLL multiplied by 4 |
| 34 | (2) Source Clock/Machine Clock | Changed source clock cycle time (when using main clock) Min: FcH = 10 MHz, PLL multiplied by 1 →Min: FcH = 8.125 MHz, PLL multiplied by 2 |
| | | Changed the Max value of source clock frequency F _{SP} . 10→16.25 |
| | | Changed machine clock cycle time (when using main clock) Min : F _{SP} = 10 MHz→Min : F _{SP} = 16.25 MHz |
| | | Changed the Max value of machine clock frequency F _{MP} . 10 .000→16.250 |

(Continued)

(Continued)

| Page | Section | Change Results |
|--------|--|--|
| 35 | | Changed the diagram of • Outline of Clock Generation Block |
| 36, 37 | 4. AC Characteristics(2) Source Clock/Machine Clock | Changed the diagram of • Operating voltage - Operating frequency |
| 38 | | Changed the diagram of • Main PLL operation frequency range. |
| 49 | A/D Converter (1) A/D Converter Electrical Characteristics | Changed the pin name in the value section of full-scale transition voltage; AVR—AVcc |
| 55 | ■ ORDERING INFORMATION | The part number is revised as follows; MB2146-301 MB2146-301A |

The vertical lines marked in the left side of the page show the changes.

The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.