Distributed by:

JAMECO

ELECTRONICS

www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 1740676

Monolithic 3A, 1.25MHz Step-Down Switching Regulator

FEATURES

- 3A Switch in a Thermally Enhanced 16-Lead TSSOP or 8-Lead SO Package
- Constant 1.25MHz Switching Frequency
- Wide Operating Voltage Range: 3V to 25V
- High Efficiency 0.09Ω Switch
- 1.2V Feedback Reference Voltage
- Uses Low Profile Surface Mount Components
- Low Shutdown Current: 15µA
- Synchronizable to 2MHz
- Current Mode Loop Control
- Constant Maximum Switch Current Rating at All Duty Cycles*
- Available in 8-Lead SO and 16-Lead Thermally Enhanced TSSOP Packages

APPLICATIONS

- DSI Modems
- Portable Computers
- Regulated Wall Adapters
- Battery-Powered Systems
- Distributed Power

DESCRIPTION

The LT®1765 is a 1.25MHz monolithic buck switching regulator. A high efficiency 3A, 0.09Ω switch is included on the die together with all the control circuitry required to construct a high frequency, current mode switching regulator. Current mode control provides fast transient response and excellent loop stability.

New design techniques achieve high efficiency at high switching frequencies over a wide operating voltage range. A low dropout internal regulator maintains consistent performance over a wide range of inputs from 24V systems to Li-Ion batteries. An operating supply current of 1mA improves efficiency, especially at lower output currents. Shutdown reduces quiescent current to 15µA. Maximum switch current remains constant at all duty cycles. Synchronization allows an external logic level signal to increase the internal oscillator into the range of 1.6MHz to 2MHz.


Full cycle-by-cycle current control and thermal shutdown are provided. High frequency operation allows the reduction of input and output filtering components and permits the use of chip inductors.

(T), LTC and LT are registered trademarks of Linear Technology Corporation.


* Patent Pending

TYPICAL APPLICATION

5V to 3.3V Step-Down Converter



Efficiency vs Load Current




1765fb



ABSOLUTE MAXIMUM RATINGS (Note 1)

Input Voltage	25V	SYNC Pin Current 1mA
BOOST Pin Above SW	20V	Operating Junction Temperature Range
Max BOOST Pin Voltage	35V	(Note 2)40°C to 125°C
SHDN Pin	25V	Storage Temperature Range65°C to 150°C
FB Pin Current	1mA	Lead Temperature (Soldering, 10 sec) 300°C

PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

The \bullet denotes the specifications which <u>apply</u> over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{IN} = 15V$, $V_C = 0.8V$, Boost = $V_{IN} + 5V$, SHDN, SYNC and switch open unless otherwise noted.

PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
Maximum Switch Current Limit				3	4	6	А
Oscillator Frequency	3.3V < V _{IN} < 25V ●		1.1	1.25	1.6	MHz	
Switch On Voltage Drop	I = 3A •			270	430	mV	
V _{IN} Undervoltage Lockout	(Note 3)		2.47	2.6	2.73	V	
V _{IN} Supply Current			•		1	1.3	mA
Shutdown Supply Current	$V_{\overline{SHDN}} = 0V$, $V_{\overline{IN}} = 25V$, $V_{\overline{SW}} = 0V$			15	35 55	μA μA	
Feedback Voltage 3V < V _{IN} < (Note 3)	3V < V _{IN} < 25V, 0.4V < V _C < 0.9V (Note 3)	LT1765 (Adj)	•	1.182 1.176	1.2	1.218 1.224	, A
		LT1765-1.8	•	1.764	1.8	1.836	V
		LT1765-2.5	•	2.45	2.5	2.55	٧
		LT1765-3.3	•	3.234	3.3	3.366	V
		LT1765-5	•	4.9	5	5.1	٧
							1765fb



ELECTRICAL CHARACTERISTICS

The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{IN} = 15V$, $V_C = 0.8V$, Boost = $V_{IN} + 5V$, SHDN, SYNC and switch open unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
FB Input Current	LT1765 (Adj)	•		-0.25	-0.5	μA
FB Input Resistance	LT1765 LT1765-1.8 LT1765-3.3 LT1765-5	•	10.5 14.7 19 29	15 21 27.5 42	21 30 39 60	kΩ kΩ kΩ kΩ
FB Error Amp Voltage Gain	$0.4V < V_{C} < 0.9V$		150	350		
FB Error Amp Transconductance	$\Delta I_{VC} = \pm 10 \mu A$	•	500	850	1300	μMho
V _C Pin Source Current	$V_{FB} = V_{NOM} - 17\%$	•	80	120	160	μА
V _C Pin Sink Current	$V_{FB} = V_{NOM} + 17\%$	•	70	110	180	μА
V _C Pin to Switch Current Transconductance				5		A/V
V _C Pin Minimum Switching Threshold	Duty Cycle = 0%			0.4		V
V _C Pin 3A I _{SW} Threshold				0.9		V
Maximum Switch Duty Cycle	$V_C = 1.2V$, $I_{SW} = 800$ mA, $V_{IN} = 6V$	•	85 80	90		% %
Minimum Boost Voltage Above Switch	I _{SW} = 3A	•		1.8	2.7	V
Boost Current	I _{SW} = 1A (Note 4) I _{SW} = 3A (Note 4)	•		20 70	30 140	mA mA
SHDN Threshold Voltage		•	1.27	1.33	1.40	V
SHDN Threshold Current Hysteresis		•	4	7	10	μА
SHDN Input Current (Shutting Down)	SHDN = 60mV Above Threshold	•	-7	-10	-13	μА
SYNC Threshold Voltage				1.5	2.2	V
SYNC Input Frequency			1.6		2	MHz
SYNC Pin Resistance	I _{SYNC} = 1mA			20		kΩ

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.


Note 2: The LT1765E is guaranteed to meet performance specifications from 0° C to 125° C. Specifications over the -40° C to 125° C operating junction temperature range are assured by design, characterization and correlation with statistical process controls.


Note 3: Minimum input voltage is defined as the voltage where the internal regulator enters lockout. Actual minimum input voltage to maintain a regulated output will depend on output voltage and load current. See Applications Information.


Note 4: Current flows into the BOOST pin only during the on period of the switch cycle.




TYPICAL PERFORMANCE CHARACTERISTICS









SHDN Threshold vs Temperature



SHDN Supply Current vs V_{IN}





SHDN IP Current vs Temperature




LINEAR


TYPICAL PERFORMANCE CHARACTERISTICS









Current Limit Foldback







Maximum Load Current, $V_{OUT} = 2.5V$





PIN FUNCTIONS

FB: The feedback pin is used to set output voltage using an external voltage divider (adjustable version) that generates 1.2V at the pin when connected to the desired output voltage. The fixed voltage 1.8V, 2.5V, 3.3V and 5V versions have the divider network included internally and the FB pin is connected directly to the output. If required, the current limit can be reduced during start up or short-circuit when the FB pin is below 0.5V (see the Current Limit Foldback graph in the Typical Performance Characteristics section). An impedance of less than $5k\Omega$ on the adjustable version at the FB pin is needed for this feature to operate.

BOOST: The BOOST pin is used to provide a drive voltage, higher than the input voltage, to the internal bipolar NPN power switch.

 V_{IN} : This is the collector of the on-chip power NPN switch. This pin powers the internal circuitry and internal regulator. At NPN switch on and off, high di/dt edges occur on this pin. Keep the external bypass capacitor and catch diode close to this pin. All trace inductance on this path will create a voltage spike at switch off, adding to the V_{CE} voltage across the internal NPN. Both V_{IN} pins of the TSSOP package must be shorted together on the PC board.

GND: The GND pin acts as the reference for the regulated output, so load regulation will suffer if the "ground" end of the load is not at the same voltage as the GND pin of the IC. This condition will occur when load current or other currents flow through metal paths between the GND pin and the load ground point. Keep the ground path short between the GND pin and the load and use a ground plane when possible. Keep the path between the input bypass and the GND pin short. The exposed GND pad and/or GND pins of the package are directly attached to the internal tab. These pins/pad should be attached to a large copper area to reduce thermal resistance.

 V_{SW} : The switch pin is the emitter of the on-chip power NPN switch. This pin is driven up to the input pin voltage during switch on time. Inductor current drives the switch pin negative during switch off time. Negative voltage must be clamped with an external catch diode with a $V_{BR} < 0.8V$. Both V_{SW} pins of the TSSOP package must be shorted together on the PC board.

SYNC: The sync pin is used to synchronize the internal oscillator to an external signal. It is directly logic compatible and can be driven with any signal between 20% and 80% duty cycle. The synchronizing range is from 1.6MHz to 2MHz. See Synchronization section in Applications Information for details. When not in use, this pin should be grounded.

SHDN: The shutdown pin is used to turn off the regulator and to reduce input drain current to a few microamperes. The 1.33V threshold can function as an accurate undervoltage lockout (UVLO), preventing the regulator from operating until the input voltage has reached a predetermined level. Float or pull high to put the regulator in the operating mode.

 $m \emph{V}_{C}$: The $m \emph{V}_{C}$ pin is the output of the error amplifier and the input of the peak switch current comparator. It is normally used for frequency compensation, but can do double duty as a current clamp or control loop override. This pin sits at about 0.4V for very light loads and 0.9V at maximum load. It can be driven to ground to shut off the output.

BLOCK DIAGRAM

The LT1765 is a constant frequency, current mode buck converter. This means that there is an internal clock and two feedback loops that control the duty cycle of the power switch. In addition to the normal error amplifier, there is a current sense amplifier that monitors switch current on a cycle-by-cycle basis. A switch cycle starts with an oscillator pulse which sets the R_S flip-flop to turn the switch on. When switch current reaches a level set by the inverting input of the comparator, the flip-flop is reset and the switch turns off. Output voltage control is obtained by using the output of the error amplifier to set the switch current trip point. This technique means that the error amplifier commands current to be delivered to the output rather than voltage. A voltage fed system will have low

phase shift up to the resonant frequency of the inductor and output capacitor, then an abrupt 180° shift will occur. The current fed system will have 90° phase shift at a much lower frequency, but will not have the additional 90° shift until well beyond the LC resonant frequency. This makes it much easier to frequency compensate the feedback loop and also gives much quicker transient response.

High switch efficiency is attained by using the BOOST pin to provide a voltage to the switch driver which is higher than the input voltage, allowing the switch to be saturated. This boosted voltage is generated with an external capacitor and diode. A comparator connected to the shutdown pin disables the internal regulator, reducing supply current.




Figure 1. Block Diagram



FB RESISTOR NETWORK

If an output voltage of 1.8V, 2.5V, 3.3V or 5V is required, the respective fixed option part, -1.8, -2.5, -3.3 or -5, should be used. The FB pin is tied directly to the output; the necessary resistive divider is already included on the part. For other voltage outputs, the adjustable part should be used and an external resistor divider added. The suggested resistor (R2) from FB to ground is 10k. This reduces the contribution of FB input bias current to output voltage to less than 0.25%. The formula for the resistor (R1) from V_{OUT} to FB is:

$$R1 = \frac{R2(V_{OUT} - 1.2)}{1.2 - R2(0.25\mu A)}$$




Figure 2. Feedback Network

INPUT CAPACITOR

Step-down regulators draw current from the input supply in pulses. The rise and fall times of these pulses are very fast. The input capacitor is required to reduce the voltage ripple at the input of LT1765 and to force the switching current into a tight local loop, thereby minimizing EMI. The RMS ripple current can be calculated from:

$$I_{RIPPLE(RMS)} = I_{OUT} \sqrt{V_{OUT}(V_{IN} - V_{OUT}) / V_{IN}^{2}}$$

Ceramic capacitors are ideal for input bypassing. At higher switching frequency, the energy storage requirement of the input capacitor is reduced so values in the range of 1μ to 4.7μ F are suitable for most applications. Their high frequency capacitive nature removes most ripple current

rating and turn-on surge problems. Y5V or similar type ceramics can be used since the absolute value of capacitance is less important and has no significant effect on loop stability. If operation is required close to the minimum input required by the output or the LT1765, a larger value may be required. This is to prevent excessive ripple causing dips below the minimum operating voltage resulting in erratic operation.

If tantalum capacitors are used, values in the $22\mu\text{F}$ to $470\mu\text{F}$ range are generally needed to minimize ESR and meet ripple current and surge ratings. Care should be taken to ensure the ripple and surge ratings are not exceeded. The AVX TPS and Kemet T495 series tantalum capacitors are surge rated. AVX recommends derating capacitor operating voltage by 2:1 for high surge applications.

OUTPUT CAPACITOR

Unlike the input capacitor, RMS ripple current in the output capacitor is normally low enough that ripple current rating is not an issue. The current waveform is triangular, with an RMS value given by:

$$I_{RIPPLE(RMS)} = \frac{0.29(V_{OUT})(V_{IN} - V_{OUT})}{(L)(f)(V_{IN})}$$

The LT1765 will operate with both ceramic and tantalum output capacitors. Ceramic capacitors are generally chosen for their small size, very low ESR (effective series resistance), and good high frequency operation. Ceramic output capacitors in the $1\mu F$ to $10\mu F$ range, X7R or X5R type are recommended.

Tantalum capacitors are usually chosen for their bulk capacitance properties, useful in high transient load applications. ESR rather than absolute value defines output ripple at 1.25MHz. Typical LT1765 applications require a tantalum capacitor with less than 0.3Ω ESR at $22\mu F$ to $500\mu F$, see Table 2. This ESR provides a useful zero in the frequency response. Ceramic output capacitors with low ESR usually require a larger V_C capacitor or an additional series R to compensate for this.

LINEAR

Table 2. Surface Mount Solid Tantalum Capacitor ESR and Ripple Current

The second secon				
E Case Size	ESR (Max, Ω)	Ripple Current (A)		
AVX TPS, Sprague 593D	0.1 to 0.3	0.7 to 1.1		
AVX TAJ	0.7 to 0.9	0.4		
D Case Size				
AVX TPS, Sprague 593D	0.1 to 0.3	0.7 to 1.1		
C Case Size				
AVX TPS	0.2 (typ)	0.5 (typ)		

Figure 3 shows a comparison of output ripple for a ceramic and tantalum capacitor at 200mA ripple current.




Figure 3. Output Ripple Voltage Waveform

INDUCTOR CHOICE AND MAXIMUM OUTPUT CURRENT

Maximum output current for an LT1765 buck converter is equal to the maximum switch rating (I_P) minus one half peak to peak inductor ripple current. The LT1765 maintains a constant switch current rating at all duty cycles. (Patent Pending)

For most applications, the output inductor will be in the $1\mu H$ to $10\mu H$ range. Lower values are chosen to reduce the physical size of the inductor, higher values allow higher output currents due to reduced peak to peak ripple current. The following formula gives maximum output current for continuous mode operation, implying that the peak to peak ripple (2x the term on the right) is less than the maximum switch current.

$$\begin{aligned} &I_{OUT\left(MAX\right)} = \\ &Continuous \ Mode \end{aligned} I_P - \frac{(V_{OUT})(V_{IN} - V_{OUT})}{2(L)(f)(V_{IN})} \end{aligned}$$

For
$$V_{IN} = 8V$$
, $V_{OUT} = 5V$ and $L = 3.3\mu H$,

$$I_{OUT(MAX)} = 3 - \frac{(5)(8-5)}{2(3.3 \cdot 10^{-6})(1.25 \cdot 10^{6})(8)}$$
$$= 3 - 0.23 = 2.77A$$

Note that the worst case (minimum output current available) condition is at the maximum input voltage. For the same circuit at 15V, maximum output current would be only 2.6A.

Inductor Selection

The output inductor should have a saturation current rating greater than the peak inductor current set by the current comparator of the LT1765. The peak inductor current will depend on the output current, input and output voltages and the inductor value:

$$I_{PEAK} = I_{OUT} + \frac{V_{OUT}(V_{IN} - V_{OUT})}{2(L)(f)(V_{IN})}$$

 V_{IN} = Maximum input voltage f = Switching frequency, 1.25MHz

If an inductor with a peak current lower than the maximum switch current of the LT1765 is chosen a soft-start circuit in Figure 10 should be used. Also, short-circuit conditions should not be allowed because the inductor may saturate resulting in excessive power dissipation.

Also, consideration should be given to the resistance of the inductor. Inductor conduction loses are directly proportional to the DC resistance of inductor. Sometime, the manufacturers will also provide maximum current rating based on the allowable losses in the inductor. Care should be taken, however. At high input voltages and low DCR, excessive switch current could flow during shorted output condition.

Suitable inductors are available from Coilcraft, Coiltronics, Dale, Sumida, Toko, Murata, Panasonic and other manufacturers.



Table 3

PART NUMBER	VALUE (μH)	I _{RMS} (Amps)	DCR (Ω)	HEIGHT (mm)		
Coiltcraft						
D01608C-222	2.2	2.4	0.07	2.9		
Sumida						
CDRH3D16-1R5	1.5	1.6	0.043	1.8		
CDRH4D18-1R0	1.0	1.7	0.035	2.0		
CDC5D23-2R2	2.2	2.2	0.03	2.5		
CR43-1R4	1.4	2.5	0.056	3.5		
CDRH5D28-2R6	2.6	2.6	0.013	3.0		
Toko						
(D62F)847FY-2R4M	2.4	2.5	0.037	2.7		
(D73LF)817FY-2R2M	2.2	2.7	0.03	3.0		

CATCH DIODE

The diode D1 conducts current only during switch off time. Peak reverse voltage is equal to regulator input voltage. Average forward current in normal operation can be calculated from:

$$I_{D\left(AVG\right)} = \frac{I_{OUT}\Big(V_{IN} - V_{OUT}\Big)}{V_{IN}}$$

The only reason to consider a larger than 3A diode is the worst-case condition of a high input voltage and shorted output. With a shorted condition, diode current will increase to a typical value of 4A, determined by peak switch current limit of the LT1765. A higher forward voltage will also limit switch current. This is safe for short periods of time, but it would be prudent to check with the diode manufacturer if continuous operation under these conditions must be tolerated.

BOOST PIN

For most applications, the boost components are a $0.18\mu F$ capacitor and a CMDSH-3 diode. The anode is typically connected to the regulated output voltage to generate a voltage approximately V_{OUT} above V_{IN} to drive the output stage. The output driver requires at least 2.7V of headroom throughout the on period to keep the switch fully saturated. However, the output stage discharges the boost capacitor during this on time. If the output voltage is less than 3.3V, it is recommended that an alternate boost

supply is used. The boost diode can be connected to the input, although, care must be taken to prevent the $2x\ V_{IN}$ boost voltage from exceeding the BOOST pin absolute maximum rating. The additional voltage across the switch driver also increases power loss, reducing efficiency. If available, an independent supply can be used with a local bypass capacitor.

A $0.18\mu F$ boost capacitor is recommended for most applications. Almost any type of film or ceramic capacitor is suitable, but the ESR should be $<1\Omega$ to ensure it can be fully recharged during the off time of the switch. The capacitor value is derived from worst-case conditions of 700ns on-time, 90mA boost current, and 0.7V discharge ripple. This value is then guard banded by 2x for secondary factors such as capacitor tolerance, ESR and temperature effects. The boost capacitor value could be reduced under less demanding conditions, but this will not improve circuit operation or efficiency. Under low input voltage and low load conditions, a higher value capacitor will reduce discharge ripple and improve start up operation.

SHUTDOWN AND UNDERVOLTAGE LOCKOUT

Figure 4 shows how to add undervoltage lockout (UVLO) to the LT1765. Typically, UVLO is used in situations where the input supply is *current limited*, or has a relatively high source resistance. A switching regulator draws constant power from the source, so source current increases as source voltage drops. This looks like a negative resistance load to the source and can cause the source to current limit or latch low under low source voltage conditions. UVLO prevents the regulator from operating at source voltages where these problems might occur.




Figure 4. Undervoltage Lockout

1765fb

An internal comparator will force the part into shutdown below the minimum V_{IN} of 2.6V. This feature can be used to prevent excessive discharge of battery-operated systems. If an adjustable UVLO threshold is required, the shutdown pin can be used. The threshold voltage of the shutdown pin comparator is 1.33V. A 3μ A internal current source defaults the open pin condition to be operating (see Typical Performance Graphs). Current hysteresis is added above the SHDN threshold. This can be used to set voltage hysteresis of the UVLO using the following:

$$R1 = \frac{V_{H} - V_{L}}{7\mu A}$$

$$R2 = \frac{1.33V}{\frac{\left(V_{H} - 1.33V\right)}{R1} + 3\mu A}$$

V_H - Turn-on threshold

V_I - Turn-off threshold

Example: switching should not start until the input is above 4.75V and is to stop if the input falls below 3.75V.

$$\begin{split} V_{H} &= 4.75V \\ V_{L} &= 3.75V \\ R1 &= \frac{4.75V - 3.75V}{7\mu A} = 143k \\ R2 &= \frac{1.33V}{\frac{(4.75V - 1.33V)}{143k} + 3\mu A} = 49.4k \end{split}$$

Keep the connections from the resistors to the SHDN pin short and make sure that the interplane or surface capacitance to the switching <u>nodes</u> are minimized. If high resistor values are used, the SHDN pin should be bypassed with a 1nF capacitor to prevent coupling problems from the switch node.

SYNCHRONIZATION

The SYNC pin is used to synchronize the internal oscillator to an external signal. The SYNC input must pass from a logic level low, through the maximum synchronization threshold with a duty cycle between 20% and 80%. The

input can be driven directly from a logic level output. The synchronizing range is equal to *initial* operating frequency up to 2MHz. This means that *minimum* practical sync frequency is equal to the worst-case *high* self-oscillating frequency (1.6MHz), not the typical operating frequency of 1.25MHz. Caution should be used when synchronizing above 1.8MHz because at higher sync frequencies the amplitude of the internal slope compensation used to prevent subharmonic switching is reduced. This type of subharmonic switching only occurs at input voltages less than twice output voltage. Higher inductor values will tend to eliminate this problem. See Frequency Compensation section for a discussion of an entirely different cause of subharmonic switching before assuming that the cause is insufficient slope compensation. Application Note 19 has more details on the theory of slope compensation.

LAYOUT CONSIDERATIONS

As with all high frequency switchers, when considering layout, care must be taken in order to achieve optimal electrical, thermal and noise performance. For maximum efficiency, switch rise and fall times are typically in the nanosecond range. To prevent noise both radiated and conducted, the high speed switching current path, shown in Figure 5, must be kept as short as possible. Shortening this path will also reduce the parasitic trace inductance of approximately 25nH/inch. At switch off, this parasitic inductance produces a flyback spike across the LT1765 switch. When operating at higher currents and input voltages, with poor layout, this spike can generate voltages across the LT1765 that may exceed its absolute





Figure 5. High Speed Switching Path








Figure 6. Typical Application and Layout (Topside Only Shown)

maximum rating. A ground plane should always be used under the switcher circuitry to prevent interplane coupling and overall noise.

The V_{C} and FB components should be kept as far away as possible from the switch and boost nodes. The LT1765 pinout has been designed to aid in this. The ground for these components should be separated from the switch current path. Failure to do so will result in poor stability or subharmonic like oscillation.

Board layout also has a significant effect on thermal resistance. The exposed pad or GND pin is a continuous copper plate that runs under the LT1765 die. This is the best thermal path for heat out of the package as can be seen by the low θ_{JC} of the exposed pad package. Reducing the thermal resistance from Pin 4 or exposed pad onto the board will reduce die temperature and increase the power capability of the LT1765. This is achieved by providing as much copper area as possible around this pin/pad. Also, having multiple solder filled feedthroughs to a continuous copper plane under LT1765 will help in reducing thermal resistance. Ground plane is usually suitable for this purpose. In multilayer PCB designs, placing a ground plane next to the layer with the LT1765 will reduce thermal resistance to a minimum.

THERMAL CALCULATIONS

Power dissipation in the LT1765 chip comes from four sources: switch DC loss, switch AC loss, boost circuit current, and input quiescent current. The following formulas show how to calculate each of these losses. These formulas assume continuous mode operation, so they should not be used for calculating efficiency at light load currents.

Switch loss:

$$P_{SW} = \frac{R_{SW}(I_{OUT})^2(V_{OUT})}{V_{IN}} + 17ns(I_{OUT})(V_{IN})(f)$$

Boost current loss for $V_{BOOST} = V_{OUT}$:

$$P_{BOOST} = \frac{V_{OUT}^2 (I_{OUT} / 50)}{V_{IN}}$$

Quiescent current loss:

$$P_Q = V_{IN}(0.001)$$

 R_{SW} = Switch resistance ($\approx 0.13\Omega$ at hot)

17ns = Equivalent switch current/voltage overlap time f = Switch frequency

TECHNOLOGY TECHNOLOGY

Example: with $V_{IN} = 10V$, $V_{OUT} = 5V$ and $I_{OUT} = 2A$:

$$P_{SW} = \frac{(0.13)(2)^2(5)}{10} + (17 \cdot 10^{-9})(2)(10)(1.25 \cdot 10^{6})$$

= 0.26 + 0.43 = 0.69W

$$P_{BOOST} = \frac{(5)^2 (2/50)}{10} = 0.1W$$

$$P_Q = 10(0.001) = 0.01W$$

Total power dissipation, P_{TOT} , is 0.69 + 0.1 + 0.01 = 0.8W.

Thermal resistance for the LT1765 16-lead TSSOP exposed pad package is influenced by the presence of internal or backside planes. With a full plane under the package, thermal resistance will be about 45°C/W. With no plane under the package, thermal resistance will increase to about 110°C/W. For the exposed pad package $\theta_{JC(PAD)} = 10$ °C/W. Thermal resistance is dominated by board performance. To calculate die temperature, use the appropriate thermal resistance number and add in worst-case ambient temperature:

$$T_J = T_A + \theta_{JA} (P_{TOT})$$

When estimating ambient, remember the nearby catch diode will also be dissipating power.

$$P_{DIODE} = \frac{(V_F)(V_{IN} - V_{OUT})(I_{LOAD})}{V_{IN}}$$

 V_F = Forward voltage of diode (assume 0.5V at 2A)

$$P_{DIODE} = \frac{(0.5)(10-5)(2)}{10} = 0.5W$$

Notice that the catch diode's forward voltage contributes a significant loss in the overall system efficiency. A larger, lower V_F diode can improve efficiency by several percent.

Typical thermal resistance of the board θ_B is 35°C/W. At an ambient temperature of 25°C,

$$T_J = T_A + \theta_{JA}(P_{TOT}) + \theta_B(P_{DIODE})$$

 $T_J = 25 + 45 (0.8) + 35 (0.5) = 79^{\circ}C$

DIE TEMPERATURE MEASUREMENT

If a true die temperature is required, a measurement of the SYNC to GND pin resistance can be used. The SYNC pin resistance across temperature must first be calibrated, with no significant output load, in an oven. An initial value of 40k with a temperature coefficient of 0.16%/°C is typical. The same measurement can then be used in operation to indicate the die temperature.

FREQUENCY COMPENSATION

Before starting on the theoretical analysis of frequency response, the following should be remembered—the worse the board layout, the more difficult the circuit will be to stabilize. This is true of almost all high frequency analog circuits, read the 'LAYOUT CONSIDERATIONS' section first. Common layout errors that appear as stability problems are distant placement of input decoupling capacitor and/or catch diode, and connecting the $V_{\mathbb{C}}$ compensation to a ground track carrying significant switch current. In addition, the theoretical analysis considers only first order ideal component behavior. For these reasons, it is important that a final stability check is made with production layout and components.

The LT1765 uses current mode control. This alleviates many of the phase shift problems associated with the inductor. The basic regulator loop is shown in Figure 7, with both tantalum and ceramic capacitor equivalent circuits. The LT1765 can be considered as two g_m blocks, the error amplifier and the power stage.




Figure 7. Model for Loop Response

1765fb



Figure 8 shows the overall loop response with a 330pF V_C capacitor and a typical $100\mu F$ tantalum output capacitor. The response is set by the following terms:

Error amplifier:

DC gain set by g_m and $R_L = 850\mu$ • 500k = 425. Pole set by C_F and $R_L = (2\pi$ • 500k • 330p) $^{-1} = 965Hz$. Unity-gain set by C_F and $g_m = (2\pi$ • 330p • $850\mu^{-1}$) $^{-1} = 410kHz$.

Power stage:

DC gain set by g_m and R_L (assume 5Ω) = $5 \cdot 5 = 25$. Pole set by C_{OUT} and $R_L = (2\pi \cdot 100\mu \cdot 10)^{-1} = 159$ Hz. Unity-gain set by C_{OUT} and $g_m = (2\pi \cdot 100\mu \cdot 5^{-1})^{-1} = 8$ kHz.

Tantalum output capacitor:

Zero set by C_{OUT} and $C_{ESR} = (2\pi \cdot 100\mu \cdot 0.1)^{-1} = 15.9 \text{kHz}.$

The zero produced by the ESR of the tantalum output capacitor is very useful in maintaining stability. Ceramic output capacitors do not have a zero due to very low ESR, but are dominated by their ESL. They form a notch in the 1MHz to 10MHz range. Without this zero, the V_{C} pole must be made dominant. A typical value of 2.2nF will achieve this.

If better transient response is required, a zero can be added to the loop using a resistor (R_{C}) in series with the compensation capacitor. As the value of R_{C} is increased, transient response will generally improve, but two effects limit its value. First, the combination of output capacitor ESR and a large R_{C} may stop loop gain rolling off altogether. Second, if the loop gain is not rolled suffi-




Figure 8. Overall Loop Response

ciently at the switching frequency, output ripple will perturb the V_C pin enough to cause unstable duty cycle switching similar to subharmonic oscillation. This may not be apparent at the output. Small signal analysis will not show this since a continuous time system is assumed. If needed, an additional capacitor (C_F) can be added to the V_C pin to form a pole at typically one fifth the switching frequency (If $R_C = \sim 5k$, $C_F = \sim 100pF$)

When checking loop stability, the circuit should be operated over the application's full voltage, current and temperature range. Any transient loads should be applied and the output voltage monitored for a well-damped behavior.

CONVERTER WITH BACKUP OUTPUT REGULATOR

In systems with a primary and backup supply, for example, a battery powered device with a wall adapter input, the output of the LT1765 can be held up by the backup supply with its input disconnected. In this condition, the SW pin will source current into the V_{IN} pin. If the \overline{SHDN} pin is held at ground, only the shutdown current of $6\mu A$ will be pulled via the SW pin from the second supply. With the \overline{SHDN} pin floating, the LT1765 will consume its quiescent operating current of 1mA. The V_{IN} pin will also source current to any other components connected to the input line. If this load is greater than 10mA or the input could be shorted to ground, a series Schottky diode must be added, as shown in Figure 9. With these safeguards, the output can be held at voltages up to the V_{IN} absolute maximum rating.

BUCK CONVERTER WITH ADJUSTABLE SOFT-START

Large capacitive loads or high input voltages can cause high input currents at start-up. Figure 10 shows a circuit that limits the dv/dt of the output at start-up, controlling the capacitor charge rate. The buck converter is a typical configuration with the addition of R3, R4, C_{SS} and Q1. As the output starts to rise, Q1 turns on, regulating switch current via the V_{C} pin to maintain a constant dv/dt at the output. Output rise time is controlled by the current through C_{SS} defined by R4 and Q1's V_{BE} . Once the output is in regulation, Q1 turns off and the circuit operates normally. R3 is transient protection for the base of Q1.

1765fb






Figure 9. Dual Source Supply with 6µA Reverse Leakage




Figure 10. Buck Converter with Adjustable Soft Start

RiseTime =
$$\frac{(R4)(C_{SS})(V_{OUT})}{(V_{BF})}$$

Using the values shown in Figure 10,

RiseTime =
$$\frac{(47 \cdot 10^3)(15 \cdot 10^{-9})(5)}{0.7}$$
 = 5ms

The ramp is linear and rise times in the order of 100ms are possible. Since the circuit is voltage controlled, the ramp rate is unaffected by load characteristics and maximum output current is unchanged. Variants of this circuit can be used for sequencing multiple regulator outputs.

Dual Output Converter

The circuit in Figure 11 generates both positive and negative 5V outputs with a single piece of magnetics. The two inductors shown are actually just two windings on a standard B H Electronics inductor. The topology for the 5V output is a standard buck converter. The -5V topology would be a simple flyback winding coupled to the buck converter if C4 were not present. C4 creates a SEPIC (single-ended primary inductance converter) topology which improves regulation and reduces ripple current in L1. Without C4, the voltage swing on L1B compared to L1A would vary due to relative loading and coupling losses. C4 provides a low impedance path to maintain an equal voltage swing in L1B, improving regulation. In a flyback converter, during switch on time, all the converter's energy is stored in L1A only, since no current flows in L1B. At switch off, energy is transferred by magnetic coupling into L1B, powering the -5V rail. C4 pulls L1B positive during switch on time, causing current to flow, and energy to build in L1B and C4. At switch off, the energy stored in both L1B and C4 supply the -5V rail. This reduces the current in L1A and changes L1B current waveform from square to triangular. For details on this circuit, including maximum output currents, see Design Note 100.




Figure 11a. Dual Output Converter




Figure 11b. Dual Output Converter (Output Currents)




Figure 12. Positive-to-Negative Low Output Ripple Converter





Figure 13. Negative Boost Converter

PACKAGE DESCRIPTION

FE Package 16-Lead Plastic TSSOP (4.4mm)

(Reference LTC DWG # 05-08-1663)

Exposed Pad Variation BB




NOTE:

- 1. CONTROLLING DIMENSION: MILLIMETERS
- 2. DIMENSIONS ARE IN MILLIMETERS (INCHES)
- 3. DRAWING NOT TO SCALE
- 4. RECOMMENDED MINIMUM PCB METAL SIZE FOR EXPOSED PAD ATTACHMENT
- *DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.150mm (.006") PER SIDE

PACKAGE DESCRIPTION

S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch)

(Reference LTC DWG # 05-08-1610)



2. DRAWING NOT TO SCALE
3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)

S08 0303



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1074/LT1074HV	4.4A (I _{OUT}), 100kHz, High Efficiency Step-Down DC/DC Converter	V_{IN} : 7.3V to 45V/64V, $V_{OUT(MIN)}$ = 2.21V, I_Q = 8.5mA, I_{SD} = 10 μ A, DD5/7, TO220-5/7
LT1076/LT1076HV	1.6A (I _{OUT}), 100kHz, High Efficiency Step-Down DC/DC Converter	V_{IN} : 7.3V to 45V/64V, $V_{OUT(MIN)}$ = 2.21V, I_Q = 8.5mA, I_{SD} = 10 μ A, DD5/7, T0220-5/7
LT1676	60V, 440mA (I _{OUT}), 100kHz, High Efficiency Step-Down DC/DC Converter	$V_{\text{IN}};$ 7.4V to 60V, $V_{\text{OUT(MIN)}}$ = 1.24V, I_{Q} = 3.2mA, I_{SD} < 2.5 $\mu\text{A},$ SO-8
LT1765	25V, 2.75A (I _{OUT}), 1.25MHz, High Efficiency Step-Down DC/DC Converter	V_{IN} : 3V to 25V, $V_{\text{OUT}(\text{MIN})}$ = 1.20V, I_{Q} = 1mA, I_{SD} < 15 $\mu\text{A},$ SO-8, TSSOP16E
LT1766	60V, 1.2A (I _{OUT}), 200kHz, High Efficiency Step-Down DC/DC Converter	$V_{\text{IN}}\text{: }5.5\text{V to 60V},V_{\text{OUT(MIN)}}$ = 1.20V, I_{Q} = 2.5mA, I_{SD} < 25 $\mu\text{A},$ TSSOP16/E
LT1767	25V, 1.2A (I _{OUT}), 1.25MHz, High Efficiency Step-Down DC/DC Converter	V_{IN} : 3V to 25V, $V_{\text{OUT}(\text{MIN})}$ = 1.20V, I_{Q} = 1mA, I_{SD} $< 6\mu\text{A},$ MS8/E
LT1776	40V, 550mA (I _{OUT}), 200kHz, High Efficiency Step-Down DC/DC Converter	$V_{\text{IN}};$ 7.4V to 40V, $V_{\text{OUT}(\text{MIN})}$ = 1.24V, I_{Q} = 3.2mA, I_{SD} < 30 $\mu\text{A},$ N8, S0-8
LT1940	25V, Dual 1.2A (I _{OUT}), 1.1MHz, High Efficiency Step-Down DC/DC Converter	V_{IN} : 3V to 25V, $V_{\text{OUT(MIN)}}$ = 1.2V, I_{Q} = 3.8mA, I_{SD} = < 1 μA , TSSOP16E
LT1956	60V, 1.2A (I _{OUT}), 500kHz, High Efficiency Step-Down DC/DC Converter	$V_{\text{IN}}\text{: }5.5\text{V to 60V},V_{\text{OUT(MIN)}}$ = 1.20V, I_{Q} = 2.5mA, I_{SD} < 25 $\mu\text{A},$ TSSOP16/E
LT1976	60V, 1.2A (I _{OUT}), 200kHz, High Efficiency Step-Down DC/DC Converter with Burst Mode [®] Operation	V_{IN} : 3.3V to 60V, $V_{\text{OUT(MIN)}}$ = 1.20V, I_{Q} = 100μA, I_{SD} < 1μA, TSSOP16E
LT3010	80V, 50mA, Low Noise Linear Regulator	V_{IN} : 1.5V to 80V, $V_{OUT(MIN)}$ = 1.28V, I_Q = 30 $\mu\text{A},~I_{SD} < 1\mu\text{A},~MS8E$
LTC3407	Dual 600mA (I _{OUT}), 1.5MHz, Synchronous Step-Down DC/DC Converter	$V_{IN}{:}~2.5V$ to $5.5V,~V_{OUT(MIN)}=0.6V,~I_Q=40\mu\text{A},~I_{SD}<1\mu\text{A},~MS10E$
LTC3412	2.5A (I _{OUT}), 4MHz, Synchronous Step-Down DC/DC Converter	$V_{IN}\!\!: 2.5V$ to 5.5V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 60 μ A, I_{SD} < 1μ A, TSSOP16E
LTC3414	4A (I _{OUT}), 4MHz, Synchronous Step-Down DC/DC Converter	$V_{IN}\!\!: 2.3V$ to 5.5V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 64 μ A, I_{SD} < 1μ A, TSS0P20E
LT3430/LT3431	60V, 2.75A (I _{OUT}), 200kHz/500kHz, High Efficiency Step-Down DC/DC Converter	$V_{\text{IN}}\text{: }5.5\text{V to 60V},V_{\text{OUT(MIN)}}=1.20\text{V},I_{\text{Q}}=2.5\text{mA},I_{\text{SD}}=30\mu\text{A},$ TSSOP16E
LT3433	60V, 400mA (I _{OUT}), 200kHz, High Efficiency Step-Up/Step-Down DC/DC Converter with Burst Mode Operation	V_{IN} : 4V to 60V, $V_{OUT(MIN)}$ = 3.3V to 20V, I_Q = 100μA, I_{SD} < 1μA, TSS0P16E
LTC3727/LTC3727-1	36V, 500kHz, High Efficiency Step-Down DC/DC Converter	V_{IN} : 4V to 36V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 670 μ A, I_{SD} < 20 μ A, QFN32, SSOP28

Burst Mode is a registered trademark of Linear Technology Corporation.