

## **Quad Digital Switch**

#### **Features**

- 4,096 × 4,096 channel non-blocking switching at 8.192 or 16.384 Mb/s
- Per-channel variable or constant throughput delay
- Accept ST-BUS streams of 2.048Mb/s, 4.096Mb/s, 8.192Mb/s, or 16.384 Mb/s
- Split Rate mode allows mix of two bit rates and rate conversions
- Automatic frame offset delay measurement for ST-BUS input streams
- Per-stream input delay programming
- Per-stream output advancement programming
- · Per-channel high impedance output control
- Bit Error Monitoring on selected ST-BUS input and output channels.
- · Per-channel message mode
- · Connection memory block programming
- IEEE-1149.1 (JTAG) Test Port
- 3.3V local I/O with 5V tolerant inputs and TTL compatible outputs

#### **Applications**

- Medium and large switching platforms
- CTI application
- Voice/data multiplexer
- Digital cross connects
- WAN access system
- · Wireless base stations

DS5197 ISSUE 3 March 2000

#### **Ordering Information**

MT90826AL 160 Pin MQFP MT90826AG 160 Pin PBGA

-40 to +85° C

#### Description

The MT90826 Quad Digital Switch has a non-blocking switch capacity of 4,096 x 4,096 channels at a serial bit rate of 8.192Mb/s or 16.384 Mb/s, 2,048 x 2,048 channels at 4.096Mb/s and 1024 x 1024 channels at 2.048Mb/s. The device has many features that are programmable on a per stream or per channel basis, including message mode, input offset delay and high impedance output control.

The per stream input and output delay control is particularly useful for managing large multi-chip switches with a distributed backplane.

Operating in Split Rate mode allows for switching between two groups of bit rate streams.




Figure 1 - Functional Block Diagram




Figure 2 - 160-Pin MQFP Pin Connections




Figure 3 - 160-Pin PBGA Pin Connections

#### **Pin Description**

Pin # MQFP	Pin # PBGA	Name	Description
12,22,33,54, 66,77,90,101, 112,125,136, 147,157	D5,D6,D7,D8,D9, E4,E10,F4, F10,G4,G10, H4,J4,J10,K5, K6,K7	V <sub>DD</sub>	+3.3 Volt Power Supply.
11,21,32,45, 53,60,65,71, 76,84,89,95, 100,106,111, 117,124,130, 135,141,146, 156	D4,D10,E5,E6,E7 , E8,E9,F5,F9,G5, G9,H5,H9,H10,J5 , J6,J7,J8,J9,K4	55	Ground.

## Pin Description (continued)

Pin # MQFP	Pin # PBGA	Name	Description
34	N11	TMS	Test Mode Select (3.3V Input with Internal pull-up).  JTAG signal that controls the state transitions of the TAP controller. This pin is pulled high by an internal pull-up when not driven.
35	M11	TDI	Test Serial Data In (3.3V Input with Internal pull-up).  JTAG serial test instructions and data are shifted in on this pin. This pin is pulled high by an internal pull-up when not driven.
36	N12	TDO	<b>Test Serial Data Out (3.3V Output).</b> JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in high impedance state when JTAG scan is not enabled.
37	N13	TCK	<b>Test Clock (5V Tolerant Input).</b> Provides the clock to the JTAG test logic.
38	M12	TRST	Test Reset (3.3V Input with internal pull-up). Asynchronously initializes the JTAG TAP controller by putting it in the Test-Logic-Reset state. This pin is pulled by an internal pull-up when not driven. This pin should be pulsed low on power-up, or held low, to ensure that the device is in the normal functional mode.
42	L11	IC1	Internal Connection 1 (3.3V Input with internal pulldown). Connect to V <sub>SS</sub> for normal operation.
43	M13	RESET	<b>Device Reset (5V Tolerant Input).</b> This input (active LOW) puts the device in its reset state which clears the device internal counters and registers.
44	L12	IC2	Internal Connection 2 (3.3V Input with internal pulldown). Connect to V <sub>SS</sub> for normal operation.
46	L13	IC3	Internal Connection 3 (3.3V Input with internal pulldown). Connect to V <sub>SS</sub> for normal operation.
47	K12	F0i	Master Frame Pulse (5V Tolerant Input). This input accepts a 60ns wide negative frame pulse.
50	K10	PLLGND	Phase Lock Loop Ground.
51	K9	PLLVDD	Phase Lock Loop Power Supply. 3.3V
52	K13	CLK	Master Clock (5V Tolerant Input). Serial clock for shifting data in/out on the serial streams. This pin accepts a clock frequency of 8.192MHz or 16.384 MHz. The CPLL bit in the control register determines the usage of the clock frequency. See Table 6 for details.
55	J13	ODE	Output Drive Enable (5V Tolerant Input). This is the output-enable control pin for the STo0 to STo31 serial outputs. See Table 2 for details.

## Pin Description (continued)

Pin # MQFP	Pin # PBGA	Name	Description
56 57 58 59 67-70 78,79 82,83 91-94 102-105 113-116 126-129 137-140	H13 H12 G13 G12 F13,F12,E13,E12 B13,A13 A12,B12 C11,C10,C9,C8 A7,B7,A6,B6 A5,B5,A4,B4 A2,B2,A1,B1 E2,F2,E1,F1	STi0/FEi0, STi1/FEi1 STi2/FEi2 STi3/FEi3 STi4-7/FEi4-7 STi8-9/FEi8-9 STi10-11/FEi10-11 STi12-15/FEi12-15 STi16-19/FEi16-19 STi20-23/FEi20-23 STi24-27/FEi24-27 STi28-31/FEi28-31	
61-64 72-75 85-88 96-99 107-110 118,119 122,123 131-134 142-145	G11,F11,E11,D11 D13,C13,D12,C12 A11,B11,A10,B10 B9,A9,B8,A8 C7,C6,C5,C4 A3,B3 D3,C3 D2,C2,C1,D1 G1,G2,H1,H2	STo0 - 3 STo4 - 7 STo8 - 11 STo12 - 15 STo16 - 19 STo20, STo21 STo22, STo23 STo24 - 27 STo28 - 31	ST-BUS Output 0 to 31 (Three-state Outputs). Serial data output streams. These streams may have data rates of 2.048, 4.096, 8.192, or 16.384 Mb/s, depending upon the value programmed at bits DR0 - DR2 in the control register.
148-153 154,155 158 3-7 8,9	G3,J1,H3,J2,J3,K1, K2,K3 L1 L2,M1,M2,M3,N1, N2,N3	D0 - 5, D6,D7 D8 D9 - 13 D14,D15	Data Bus 0 -15 (5V Tolerant I/O). These pins form the 16-bit data bus of the microprocessor port.
10	M4	DTA	Data Transfer Acknowledgment (Three-state Output). This output pulses low from tristate to indicate that a databus transfer is complete. A pull-up resistor is required to hold a HIGH level when the pin is tristated.
15	N5	DS	Data Strobe (5V Tolerant Input). This active low input works in conjunction with $\overline{CS}$ to enable the read and write operations.
14	N4	R/W	Read/Write (5V Tolerant Input). This input controls the direction of the data bus lines (D0-D15) during a microprocessor access.
13	M5	CS	Chip Select (5V Tolerant Input). Active low input used by a microprocessor to activate the microprocessor port.
16-20 23-31	M6,N6,N7,M7,N8 N9,N10,M8,M9,L7 L8,M10,L9,L10	A0 - A4 A5-A13	Address 0 - 13 (5V Tolerant Input). These lines provide the A0 - A13 address lines when accessing the internal registers or memories.
1,2,39,40,41,48, 49,80,81,120, 121,159,160	E3,F3,H11,J11, J12,K8,K11, L3,L4,L5,L6.	NC	No Connect. These pins have to be left unconnected.

#### **Device Overview**

The MT90826 Quad Digital Switch is capable of switching up to  $4{,}096 \times 4{,}096$  channels. The MT90826 is designed to switch 64 kbit/s PCM or N x 64k bit/s data. The device maintains frame integrity in data applications and minimum throughput delay for voice applications on a per channel basis.

The serial input streams of the MT90826 can have a bit rate of 2.048, 4.096, 8.192 or 16.384 Mbit/s and are arranged in 125 $\mu$ s wide frames, which contain 32, 64,128 or 256 channels, respectively. The data rates on input and output streams match. All inputs and outputs may be programmed to 2.048, 4.096 or 8.192 Mb/s. STi0-15 and STo0-15 may be set to 16.384 Mb/s. Combinations of two bit rates, *N* and *2N* are provided. See Table 1.

By using Zarlink's message mode capability, the microprocessor can access input and output timeslots on a per channel basis. This feature is useful for transferring control and status information for external circuits or other ST-BUS devices.

To correct for backplane delays, the MT90826 has a frame offset calibration function which allows uses to measure the frame delay on any of the input streams, This information can then be used to program the input offset dealy for each individual stream. Refer to Table 7, 8, and 9 and Figure 4 and 5. In addition, the Mt90826 allow users to advance the output data position upto 45ns to compensate for the output delay caused by excessive output loading conditions.

The microport interface is compatible with Motorola non-multiplexed buses. Connection memory locations may be directly written to or read from; data memory locations may be directly read from. A  $\overline{\text{DTA}}$  signal is provided to hold the bus until the asynchronous microport operation is queued into the device.

#### **Functional Description**

A functional Block Diagram of the MT90826 is shown in Figure 1.

#### **Data and Connection Memory**

For all data rates, the received serial data is converted to parallel format by internal serial-to-parallel converters and stored sequentially in the data memory. Depending upon the selected operation programmed in the control register, the usable data memory may be as large as 4,096 bytes. The sequential addressing of the data memory is performed by an internal counter, which is reset by the input 8 kHz frame pulse  $(\overline{\text{F0i}})$  to mark the frame boundaries of the incoming serial data streams.

Data to be output on the serial streams may come from either the data memory or connection memory. Locations in the connection memory are associated with particular ST-BUS output channels. When a channel is due to be transmitted on an ST-BUS output, the data for this channel can be switched either from an ST-BUS input in connection mode, or from the lower half of the connection memory in

Serial Interface Mode	Input Stream	Input Data Rate	Output Stream	Output Data Rate
8 Mb/s	STi0-31	8 Mb/s	STo0-31	8 Mb/s
16 Mb/s	STi0-15	16 Mb/s	STo0-15	16 Mb/s
4 Mb/s and 8 Mb/s	STi0-15	4 Mbs/	STo0-15	4 Mb/s
	STi15-31	8 Mb/s	STo16-31	8 Mb/s
16 Mb/s and 8 Mb/s	STi0-11	16 Mb/s	STo0-11	16 Mb/s
	STi12-19	8 Mb/s	STo12-19	8 Mb/s
4 Mb/s	STi0-31	4 Mb/s	STo0-31	4 Mb/s
2 Mb/s and 4 Mb/s	STi0-15	2 Mb/s	STo0-15	2 Mb/s
	STi16-31	4 Mb/s	STo16-31	4 Mb/s
2 Mb/s	STi0-31	2 Mb/s	STo0-31	2 Mb/s

Table 1 - Stream Usage under Various Operation Modes

message mode. Data destined for a particular channel on a serial output stream is read from the data memory or connection memory during the previous channel timeslot. This allows enough time for memory access and parallel-to-serial conversion.

#### **Connection and Message Modes**

In the connection mode, the addresses of the input source data for all output channels are stored in the connection memory. The connection memory is mapped in such a way that each location corresponds to an output channel on the output streams. For details on the use of the source address data (CAB and SAB bits), see Table 14. Once the source address bits are programmed by the microprocessor, the contents of the data memory at the selected address are transferred to the parallel-to-serial converters and then onto an ST-BUS output stream.

By having several output channels connected to the same input source channel, data can be broadcast from one input channel to several output channels.

In message mode, the microprocessor writes data to the connection memory locations corresponding to the output stream and channel number. The lower half (8 least significant bits) of the connection memory content is transferred directly to the parallel-to-serial converter. This data will be output on the ST-BUS streams in every frame until the data is changed by the microprocessor.

The three most significant bits of the connection memory controls the following for an output channel: message or connection mode, constant or variable delay mode, enables/tristate the ST-BUS output drivers and bit error test pattern enable. If an output channel is set to a high-impedance state by setting the OE bit to zero in the connection memory, the ST-BUS output will be in a high impedance state for the duration of that channel. In addition to the perchannel control, all channels on the ST-BUS outputs

can be placed in a high impedance state by pulling the ODE input pin low and programming the output stand by (OSB) bit in the control register to low. This action overrides the individual per-channel programming by the connection memory bits. See Table 2 for detail.

The connection memory data can be accessed via the microprocessor interface through the D0 to D15 pins. The addressing of the device internal registers, data and connection memories is performed through the address input pins and the Memory Select (MS) bit of the control register.

#### **Clock Timing Requirements**

The master clock (CLK) frequency must be either at 8.192 or 16.384MHz for serial data rate of 2.048, 4.096, 8.192 and 16.384Mb/s; see Table 6 for the selections of the master clock frequency.

#### **Switching Configurations**

The MT90826 maximum non-blocking switching configurations is determined by the data rates selected for the serial inputs and outputs. The switching configuration is selected by three DR bits in the control register. See Table 5 and Table 6.

#### 8Mb/s mode (DR2=0, DR1=0, DR0=0)

When the 8Mb/s mode is selected, the device is configured with 32-input/32-output data streams each having 128 64Kbit/s channels. This mode allows a maximum non-blocking capacity of 4,096 x 4,096 channels. Table 1 summarizes the switching configurations and the relationship between different serial data rates and the master clock frequencies.

#### 16Mb/s mode (DR2=0, DR1=0, DR0 =1)

When the 16Mb/s mode is selected, the device is configured with 16-input/16-output data streams each having 256 64Kbit/s channels. This mode allows a maximum non-blocking capacity of 4,096 x 4,096 channels.

ODE pin	OSB bit in Control register	OE bit in Connection Memory	ST-BUS Output Driver
0	0	X	High-Z
Х	X	0	Per Channel High-Z
1	0	1	Enable
0	1	1	Enable
1	1	1	Enable

**Table 2 - Output High Impedance Control** 

4Mb/s and 8Mb/s mode (DR2=0, DR1=1, DR0=0) When the 4Mb/s and 8Mb/s mode is selected, the device is configured with 32-input/32-output data streams. STi0-15/STo0-15 have a data rate of 4Mb/s and STi16-31/STo16-31 have a data rate of 8Mb/s. This mode allows a maximum non-blocking capacity of 3,072 x 3,072 channels.

#### 16Mb/s and 8Mb/s mode (DR2=0, DR1=1, DR0=1)

When the 16Mb/s and 8Mb/s mode is selected, the device is configured with 20-input/20-output data streams. STi0-11/STo0-11 have a data rate of 16Mb/s and STi12-19/STo12-19 have a data rate of 8Mb/s. This mode allows a maximum non-blocking capacity of 4,096 x 4,096 channels.

#### 4Mb/s mode (DR2=1, DR1=0, DR0=0)

When the 4Mb/s mode is selected, the device is configured with 32-input/32-output data streams each having 64 64Kbit/s channels. This mode allows a maximum non-blocking capacity of 2,048 x 2,048 channels.

#### 2Mb/s and 4Mb/s mode (DR2=1, DR1=0, DR0=1)

When the 2Mb/s and 4Mb/s mode is selected, the device is configured with 32-input/32-output data streams. STi0-15/STo0-15 have a data rate of 2Mb/s and STi16-31/STo16-31 have a data rate of 4Mb/s. This mode allows a maximum non-blocking capacity of 1,536 x 1,536 channels.

#### 2Mb/s mode (DR2=1, DR1=1, DR0 =0)

When the 2Mb/s mode is selected, the device is configured with 32-input/32-output data streams each having 32 64Kbit/s channels. This mode allows a maximum non-blocking capacity of 1,024 x 1,024 channels.

#### **Serial Input Frame Alignment Evaluation**

The MT90826 provides the frame evaluation inputs, FEi0 to FEi31, to determine different data input delays with respect to the frame pulse  $\overline{\text{F0i}}$ . By using the frame evaluation input select bits (FE0 to FE4) of the frame alignment register (FAR), users can select one of the thirty-two frame evaluation inputs for the frame alignment measurement.

The internal master clock, which has a fixed relationship with the  $\overline{\text{CLK}}$  and  $\overline{\text{F0i}}$  depending upon the mode of operation, is used as the reference timing signal to determine the input frame delays. See Figure 4 for the signal alignments between the internal and the external master clocks.

A measurement cycle is started by setting the start frame evaluation (SFE) bit low for at least one frame. Then the evaluation starts when the SFE bit in the control register is changed from low to high. Two frames later, the complete frame evaluation (CFE) bit of the frame alignment register changes from low to high to signal that a valid offset measurement is ready to be read from bits 0 to 9 of the FAR register. The SFE bit must be set to zero before a new measurement cycle started.

The falling edge of the frame measurement signal (FEi) is evaluated against the falling edge of the frame pulse ( $\overline{F0i}$ ). See Table 7 for the description of the frame alignment register.

#### **Input Frame Offset Selection**

Input frame offset selection allows the channel alignment of individual input streams, which operate at 4.096 Mb/s, 8.192 Mb/s or 16.384 Mb/s, to be shifted against the input frame pulse ( $\overline{\text{F0i}}$ ). The input offset selection is not available for streams operated at 2.048 Mb/s. This feature is useful in compensating for variable path delays caused by serial backplanes of variable lengths, which may be implemented in large centralized and distributed switching systems.

Each input stream has its own delay offset value programmed by the input delay offset registers. Each delay offset register can control 4 input streams. There are eight delay offset registers (DOS0 to DOS7) to control 32 input streams. Possible adjustment can range up to +4.5 internal master clock periods forward with resolution of 0.5 internal master clock period. See Table 8 and Table 9 for frame input delay offset programming.

#### **Output Advance Offset Selection**

The MT90826 allows users to advance individual output streams up to 45ns with a resolution of 15ns when the device is in 8Mb/s, 16Mb/s, 4 and 8 Mb/s or 16 and 8 Mb/s mode. The output delay adjustment is useful in compensating for variable output delays caused by various output loading conditions. The frame output offset registers (FOR0 & FOR3) control the output offset delays for each output streams via the programming of the OFn bits.

See Table 10 and Table 11 for the frame output offset programming.

#### **Memory Block Programming**

The MT90826 provides users with the capability of initializing the entire connection memory block in two frames. Bits 13 to 15 of every connection memory location will be programmed with the pattern stored in bits 13 to 15 of the control register.

The block programming mode is enabled by setting the memory block program (MBP) bit of the control register high. When the block programming enable (BPE) bit of the control register is set to high, the block programming data will be loaded into the bits 13 to 15 of every connection memory location. The other connection memory bits (bit 0 to 12) are loaded with zeros. When the memory block programming is complete, the device resets the BPE bit to zero.

#### **Bit Error Rate Monitoring**

The MT90826 allows users to perform bit error rate monitoring by sending a pseudo random pattern to a selected ST-BUS output channel and receiving the pattern from a selected ST-BUS input channel. The pseudo random pattern is internally generated by the device with the polynomial of 2<sup>15</sup> -1.

Users can select the pseudo random pattern to be presented on a ST-BUS channel by programming the TM0 and TM1 bits in the connection memory. When TM0 and TM1 bits are high, the pseudo random pattern is output to the selected ST-BUS output channel. The pseudo random pattern is then received by a ST-BUS input channel which is selected using the BSA and BCA bits in the bit error rate input selection register (BISR). An internal bit error counter keeps track of the error counts which is then stored in the bit error count register (BECR).

The bit error test is enabled and disabled by the SBER bit in the control register. Setting the bit from zero to one initiates the bit error test and enables the internal bit error counter. When the bit is programmed from one to zero, the device stops the bit error rate test and the internal bit error counter and transfers the error counts to the bit error count register.

In the control register, a zero to one transition of the CBER bit resets the bit error count register and the internal bit error counter.

## Delay Through the MT90826

The switching of information from the input serial streams to the output serial streams results in a

throughput delay. The device can be programmed to perform timeslot interchange functions with different throughput delay capabilities on the per-channel basis. For voice application, select variable throughput delay to ensure minimum delay between input and output data. In wideband data applications, select constant throughput delay to maintain the frame integrity of the information through the switch.

The delay through the device varies according to the type of throughput delay selected by the TM bits in the connection memory.

#### Variable Delay Mode (TM1=0, TM0=0)

The delay in this mode is dependent only on the combination of source and destination channels and is independent of input and output streams. The delay through the switch can vary from 3 channels to 1 frame + 3 channels. The Variable delay is only available for odd number output streams but not for the even number output streams. Aviod programming the TM0 and TM1 bits to zero in the connection memory when the destination output streams are STo0, 2, 4, ..., 28 and 30.

#### Constant Delay Mode (TM1=1, TM0=0)

In this mode, frame integrity is maintained in all switching configurations by making use of a multiple data memory buffer. The delay through the switch is always two frames. The constant delay mode is available for all output streams.

#### **Microprocessor Interface**

The MT90826 provides a parallel microprocessor interface for non-multiplexed bus structures. This interface is compatible with Motorola non-multiplexed buses. The required microprocessor signals are the 16-bit data bus (D0-D15), 14-bit address bus (A0-A13) and 4 control lines ( $\overline{CS}$ ,  $\overline{DS}$ ,  $R/\overline{W}$  and  $\overline{DTA}$ ). See Figure 15 for Motorola non-multiplexed microport timing.

The MT90826 microport provides access to the internal registers, connection and data memories. All locations provide read/write access except for the data memory and BECR registers which are read only.

For data memory read operations, two consecutive microprocessor cycles are required. The read address (A0-A13) should remain the same for the two consecutive read cycles. The data memory content from the first read cycle should be ignored.

A13	A12	A11	A10	<b>A</b> 9	<b>A8</b>	<b>A</b> 7	<b>A</b> 6	<b>A</b> 5	<b>A</b> 4	А3	A2	<b>A</b> 1	Α0	Location
0	0	0	0	0	0	0	0	0	0	0	0	0	0	Control Register, CR
0	0	0	0	0	0	0	0	0	0	0	0	0	1	Frame Alignment Register, FAR
0	0	0	0	0	0	0	0	0	0	0	0	1	0	Input Offset Selection Register 0, DOS0
0	0	0	0	0	0	0	0	0	0	0	0	1	1	Input Offset Selection Register 1, DOS1
0	0	0	0	0	0	0	0	0	0	0	1	0	0	Input Offset Selection Register 2, DOS2
0	0	0	0	0	0	0	0	0	0	0	1	0	1	Input Offset Selection Register 3, DOS3
0	0	0	0	0	0	0	0	0	0	0	1	1	0	Input Offset Selection Register 4, DOS4
0	0	0	0	0	0	0	0	0	0	0	1	1	1	Input Offset Selection Register 5, DOS5
0	0	0	0	0	0	0	0	0	0	1	0	0	0	Input Offset Selection Register 6, DOS6
0	0	0	0	0	0	0	0	0	0	1	0	0	1	Input Offset Selection Register 7, DOS7
0	0	0	0	0	0	0	0	0	0	1	0	1	0	Frame Output Offset Register, FOR0
0	0	0	0	0	0	0	0	0	0	1	0	1	1	Frame Output Offset Register, FOR1
0	0	0	0	0	0	0	0	0	0	1	1	0	0	Frame Output Offset Register, FOR2
0	0	0	0	0	0	0	0	0	0	1	1	0	1	Frame Output Offset Register, FOR3
0	0	0	0	0	0	0	0	0	0	1	1	1	0	Unused
0	0	0	0	0	0	0	0	0	0	1	1	1	1	Unused
0	0	0	0	0	0	0	0	0	1	0	0	0	0	Unused
0	0	0	0	0	0	0	0	0	1	0	0	0	1	Bit Error Input Selection Register, BISR
0	0	0	0	0	0	0	0	0	1	0	0	1	0	Bit Error Count Register, BECR

Table 3 - Address Map for Registers (A13 = 0)

		S	tream A	Address	(ST0-31	)				Ch	annel	Addre	ess (Cl	h <b>0-2</b> 55	5)
A13	A12	A11	A10	<b>A</b> 9	<b>A</b> 8	Stream Location	<b>A</b> 7	<b>A</b> 6	<b>A</b> 5	<b>A</b> 4	А3	<b>A</b> 2	<b>A</b> 1	A0	Channel Location
1	0	0	0	0	0	Stream 0	0	0	0	0	0	0	0	0	Ch 0
1	0	0	0	0	1	Stream 1	0	0	0	0	0	0	0	1	Ch 1
1	0	0	0	1	0	Stream 2						١.	١.	١.	
1	0	0	0	1	1	Stream 3	١.					١.	١.		
1	0	0	1	0	0	Stream 4	0	0	0	1	1	1	1	0	Ch 30
1	0	0	1	0	1	Stream 5	0	0	0	1	1	1	1	1	Ch 31 (Note 2)
1	0	0	1	1	0	Stream 6	0	0	1	0	0	0	0	0	Ch 32 ` ′
1	0	0	1	1	1	Stream 7	0	0	1	0	0	0	0	1	Ch 33
1	0	1	0	0	0	Stream 8									
													١.		
							0	0	1	1	1	1	1	0	Ch 62
							0	0	1	1	1	1	1	1	Ch 63 (Note 3)
1	1	0	1	1	0	Stream 22	0	1	0	0	0	0	0	0	Ch 64
1	1	0	1	1	1	Stream 23	0	1	0	0	0	0	0	1	Ch 65
1	1	1	0	0	0	Stream 24									
1	1	1	0	0	1	Stream 25	0	1	1	1	1	1	1	0	Ch 126
1	1	1	0	1	0	Stream 26	0	1	1	1	1	1	1	1	Ch 127 (Note 4)
1	1	1	0	1	1	Stream 27	1	0	0	0	0	0	0	0	Ch 128
1	1	1	1	0	0	Stream 28	1	0	0	0	0	0	0	1	Ch 129
1	1	1	1	0	1	Stream 29	.					.			
1	1	1	1	1	0	Stream 30	1	1	1	1	1	1	1	0	Ch 254
1	1	1	1	1	1	Stream 31	1	1	1	1	1	1	1	1	Ch 255 (Note 5)

Bit A13 must be high for access to data and connection memory positions. Bit A13 must be low for access to registers.
 Channels 0 to 31 are used when serial stream is at 2Mb/s.
 Channels 0 to 63 are used when serial stream is at 4Mb/s
 Channels 0 to 127 are used when serial stream is at 8Mb/s
 Channels 0 to 255 are used when serial stream is at 16Mb/s

Table 4 - Address Map for Memory Locations (A13 = 1)

The correct data memory content will be presented to the data bus (D0-D15) on the second read cycle.

#### **Memory Mapping**

The address bus on the microprocessor interface selects the internal registers and memories of the MT90826. If the A13 address input is low, then the registers are addressed by A12 to A0 according to Table 3.

If the A13 is high, the remaining address input lines are used to select location in the data or connection memory depending upon MS bit in the control register. For data memory reads, the serial inputs are selected. For connection memory writes, the serial outputs are selected. The destination stream address bits and channel address bits are defined by A12 to A8 and A7 to A0 respectively. See Table 4 for the memory address mapping.

The control register controls all the major functions of the device. It selects the internal memory locations that specify the input and output channels selected for switching and should be programmed immediately after system power-up to establish the desired switching configuration as explained in the Switching Configurations sections.

The data in the control register consists of the block programming (BPD0-2), the DPLL control (CPLL), the clear BER test (CBER), the start BER test (SBER), the start frame evaluation (SFE), the block programming enable (BPE), the memory block programming bit (MBP), the memory select bits (MS), the output stand by bit (OSB) and the data rate selection (DR0-2) bits. See Table 5 for the description of the control register bits.

#### **Connection Memory Control**

The connection memory controls the switching configuration of the device. Locations of the connection memory are associated with particular STo output streams.

The TM0 and TM1 bits of each connection memory location allows the selection of Variable throughput delay, Constant throughput delay, Message or Bit error test mode for all STo channels.

When the variable or constant throughput delay mode is selected, (TM1=0/1, TM0=0), the contents of the stream address bit (SAB) and the channel address bit (CAB) of the connection memory defines

the source information (stream and channel) of the timeslot that will be switched to the STo streams.

When the message mode is selected, (TM1=0, TM0=1), only the lower half byte (8 least significant bits) of the connection memory is transferred to the associated STo output channel.

When the bit error test mode is selected, (TM1=1, TM0=1), the pseudo random pattern will be output on the associated STo output channel.

See Table 14 for the description of the connection memory bits.

#### **DTA** Data Transfer Acknowledgment Pin

The DTA pin is driven LOW by internal logic, to indicate to the CPU that a data bus transfer is complete. When the read or write cycle ends, this pin changes to the high-impedance state.

#### Initialization of the MT90826

During power up, the TRST pin should be pulsed low, or held low continuously, to ensure that the MT90826 is in the normal functional mode. A 5K pull-down resistor can be connected to the TRST pin so that the device will not enter the JTAG test mode during power up.

An external RC network with a time constant of five times the power supply rise time should be connected to the RESET pin to ensure that the device is properly reset after power up.

After power up, the contents of the connection memory can be in any state. The ODE pin should be held low after power up to keep all serial outputs in a high impedance state until the microprocessor has initialized the switching matrix. This procedure prevents two serial outputs from driving the same stream simultaneously.

During the microprocessor initialization routine, the microprocessor should program the desired active paths through the switch. Users can also consider using the memory block programming feature to quickly initialize the OE, TM0 and TM1 bits in the connection memory. When this process is complete, the microprocessor controlling the matrices can either bring the ODE pin high or enable the OSB bit in control register to relinquish the high impedance state control.

Read/Write Address: 0000<sub>H</sub>, Reset Value: 0000<sub>H</sub>. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 BPD2 BPD1 BPD0 CPLL CBER SBER SFE 0 MBP OSB BPE DR2 DR1 DR0 MS

Bit	Name	Description								
15-13	BPD2-0	<b>Block Programming Data.</b> These bits carry the value to be loaded into the connection memory block whenever the memory block programming feature is activated. After the MBP bit is set to and the BPE bit is set to 1, the contents of the bits BPD2- 0 are loaded into bit 15 to bit 13 of the connection memory. Bit 12 to bit 0 of the connection memory are set to 0.								
12	Unused	Must be zero for normal operation.								
11	CPLL	PLL Input Frequency Select. When zero, the CLK input is 16.384MHz. When 1, the CLK input is 8.192MHz or 16.384MHz. See Table 6 for the usage of the clock frequency.								
10	CBER	Clear Bit Error Rate Register. A zero to one transition in this bit resets the internal bit error counter and the bit error count register to zero.								
9	SBER	<b>Start Bit Error Rate Test</b> . A zero to one transition in this bit starts the bit error rate test. The bit error test result is kept in the bit error count register. A one to zero transition stops the bit error rate test and the internal bit error counter.								
8	SFE	Start Frame Evaluation. A zero to one transition in this bit starts the frame evaluation procedure. When the CFE bit in the frame alignement (FAR) register changes from zero to one the evaluation procedure stops. To start another frame evaluation cycle, set this bit to zero.								
7	Unused	Must be zero for normal operation.								
6	BPE	Begin Block programming Enable. A zero to one transition of this bit enables the memory block programming function. The BPE and BPD2-0 bits have to be defined in the same write operation. Once the BPE bit is set high, the device requires two frames to complete the block programming. After the programming function has finished, the BPE bit returns to zero to indicate the operation is completed. When the BPE = 1, the BPE or MBP can be set to 0 to abor the programming operation.  When BPE = 1, the other bits in the control register must not be changed for two frames to ensure proper operation.								
5	MBP	<b>Memory Block Program.</b> When 1, the connection memory block programming feature is ready to program Bit13 to Bit15 of the connection memory. When 0, feature is disabled.								
4	MS	Memory Select. When 0, connection memory is selected for read or write operations. When 1, the data memory is selected for read operations and connection memory is selected for write operations. (No microprocessor write operation is allowed for the data memory.)  For data memory read operations, two consecutive microprocessor cycles are required. The								
		read address should remain the same for the two consecutive read cycles. The data memory content from the first read cycle should be ignored. The correct data memory content will be presented to the data bus on the second read cycle.								
3	OSB	Output Stand By. This bit controls the device output drivers.  OSB bit ODE pin OE bit STo0 - 31  0 1 1 Enable 1 0 1 Enable 1 1 1 Enable 0 0 X High impedance state X X 0 Per-channel high impedance								
2 - 0	DR2-0	Data Rate Select. Input/Output data rate selection. See next table (Table 6) for detailed programming.								

**Table 5 - Control Register Bits** 

DR2	DR1	DR0	Serial Interface Mode	CLK (CPLL=0)	CLK (CPLL=1)
0	0	0	8 Mb/s		
0	0	1	16 Mb/s		
0	1	0	4 and 8 Mb/s	4 and 8 Mb/s 16.384MHz 1	
0	1	1	16 and 8 Mb/s		
1	0	0	4 Mb/s	16.384MHz	8.192MHz
1	0	1	2 and 4 Mb/s		
1	1	0	2 Mb/s	16.384MHz	8.192MHz

Table 6 - Serial Data Rate Selections and External Clock Rates

Re	eset Val	lue:		00	000 <sub>H</sub> .										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FE4	FE3	FE2	FE1	FE0	CFE	FD9	FD8	FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0
Bit	Bit Name				Description										
15-11		FE4-0	)							e bina , FEi0			essed	in the	se bits
10		CFE		con	<b>Complete Frame Evaluation.</b> When CFE = 1, the frame evaluation is completed and FD9 to FD0 bits contains a valid frame alignment offset. This bit is reset to zero, when SFE bit in the control register is changed from 1 to 0.										
9		FD9		mas allo	Frame Delay Bit 9. The falling edge of FEi input is sampled during the i master clock high phase (FD9 = 1) or during the low phase (FD9 = 0). T allows the measurement resolution to 1/2 internal master clock cycle. See Figure 4 for clock signal alignment.									0). This bi	
				Internal Master Clock C8i C16i C32i SMb/s, 16Mb/s, 4&8Mb/s, 16&8M						6&8Mb	o/s				
8-0		FD8-0	)	Frame Delay Bits. The binary value expressed in these bits ref measured input offset value. These bits are reset to zero when the control register changes from 1 to 0. (FD8 = MSB, FD0 = LS							n the S				




Figure 4 - Example for Frame Alignment Measurement




Table 8 - Frame Delay Offset Register (DOS) Bits

Input Stream Offset		urement rame De			Corresponding Input Offset Bits					
Oliset	FD9	FD2	FD1	FD0	IFn3	IFn2	IFn1	IFn0		
No internal master clock shift (Default)	1	0	0	0	0	0	0	0		
+ 0.5 internal master clock shift	0	0	0	0	0	0	0	1		
+ 1.0 internal master clock shift	1	0	0	1	0	0	1	0		
+ 1.5 internal master clock shift	0	0	0	1	0	0	1	1		
+ 2.0 internal master clock shift	1	0	1	0	0	1	0	0		
+ 2.5 internal master clock shift	0	0	1	0	0	1	0	1		
+ 3.0 internal master clock shift	1	0	1	1	0	1	1	0		
+ 3.5 internal master clock shift	0	0	1	1	0	1	1	1		
+ 4.0 internal master clock shift	1	1	0	0	1	0	0	0		
+ 4.5 internal master clock shift	0	1	0	0	1	0	0	1		

Table 9 - Frame delay Bits (FD9, FD2-0) and Input Offset Bits (IFn3-0)




Figure 5 - Examples for Input Offset Delay Timing




Table 10 - Frame Output Offset (FOR) Register Bits

Corresponding (	Output Offset Bits	Output Stream Offset for 8Mb/s, 16Mb/s, 4&8Mb/s and 16&8Mb/s modes
OFn1	OFn0	(Not available for 2Mb/s, 4Mb/s and 2&4 Mb/s modes)
0	0	0ns
0	1	-15ns
1	0	-30ns
1	1	-45ns

Table 11 - Output Offset Bits (FD9, FD2-0)




Figure 6 - Examples for Frame Output Offset Timing




Table 12 - Bit Error Input Selection (BISR) Register Bits




Table 13 - Bit Error Count (BECR) Register Bits

15	14 13 12 TM0 OE SAB 5	11 10 9 8 7 6 5 4 3 2 1 0  SAB SAB SAB SAB CAB CAB CAB CAB CAB CAB CAB CAB CAB C
Bit	Name	Description
15-14	TM1-0	Mode Select Bits.  TM1 TM0
13	OE	Output Enable. This bit enables the drivers of STo pins on a per-channel basis. When 1, the STo output driver functions normally. When 0, the STo output driver is in a high-impedance state.
12-8	SAB4-0	<b>Source Stream Address Bits.</b> The binary value is the number of the data stream for the source of the connection.
7-0	CAB7-0	<b>Source Channel Address Bits.</b> The binary value is the number of the channel for the source of the connection. When the message mode is enabled, these entire 8 bits are output on the output channel and stream associated with this location.

Note 1: The Variable delay is only available for odd number output streams but not for the even number output streams. Aviod programming the TM0 and TM1 bits to zero in the connection memory when the destination output streams are STo0, 2, 4, ..., 28 and 30.

Note 2: The constant delay mode is available for all output streams.

**Table 14 - Connection Memory Bits** 

Data Rate	SAB4 to SAB0 Bits Used to Determine the Source Stream of the connection	CAB Bits Used to Determine the Source Channel of the Connection
8 Mb/s	SAB4 to SAB0 (STi0 to STi31)	CAB6 to CAB0 (128 channel/frame)
16Mb/s	SAB3 to SAB0 (STi0 to STi15)	CAB7 to CAB0 (256 channel/frame)
4 Mb/s & 8 Mb/s	SAB4 to SAB0 (STi0 to STi31)	CAB6 to CAB0 (64 or 128 channel/frame)
16 Mb/s & 8 Mb/s	SAB4 to SAB0 (STi0 to STi19)	CAB7 to CAB0 (128 or 256 channel/frame)
4 Mb/s	SAB4 to SAB0 (STi0 to STi31)	CAB5 to CAB0 (64 channel/frame)
2 Mb/s & 4 Mb/s	SAB4 to SAB0 (STi0 to STi31)	CAB5 to CAB0 (32 or 64 channel/frame)
2 Mb/s	SAB4 to SAB0 (STi0 to STi31)	CAB4 to CAB0 (32 channel/frame)

Table 15 - SAB and CAB Bits Programming for various interface mode

#### **JTAG Support**

The MT90826 JTAG interface conforms to the Boundary-Scan standard IEEE1149.1. This standard specifies a design-for-testability technique called Boundary-Scan test (BST). The operation of the boundary-scan circuitry is controlled by an external test access port (TAP) Controller.

#### **Test Access Port (TAP)**

The Test Access Port (TAP) provides access to the many test functions of the MT90826. It consists of three input pins and one output pin. The following pins are from the TAP.

- Test Clock Input (TCK)
   TCK provides the clock for the test logic. The
   TCK does not interfere with any on-chip clock
   and thus remain independent. The TCK permits
   shifting of test data into or out of the Boundary Scan register cells concurrently with the
   operation of the device and without interfering
   with the on-chip logic.
- Test Mode Select Input (TMS)
   The logic signals received at the TMS input are interpreted by the TAP Controller to control the test operations. The TMS signals are sampled at the rising edge of the TCK pulse. This pin is internally pulled to Vdd when it is not driven from an external source.
- Test Data Input (TDI)
   Serial input data applied to this port is fed either into the instruction register or into a test data register, depending on the sequence previously applied to the TMS input. Both registers are described in a subsequent section. The received input data is sampled at the rising edge of TCK pulses. This pin is internally pulled to Vdd when it is not driven from an external source.
- Test Data Output (TDO)
   Depending on the sequence previously applied to the TMS input, the contents of either the instruction register or data register are serially shifted out towards the TDO. The data out of the TDO is clocked on the falling edge of the TCK pulses. When no data is shifted through the boundary scan cells, the TDO driver is set to a high impedance state.

Test Reset (TRST)
 Resets the JTAG scan structure. This pin is internally pulled to VDD.

#### **Instruction Register**

In accordance with the IEEE 1149.1 standard, the MT90826 uses public instructions. The JTAG Interface contains a three-bit instruction register. Instructions are serially loaded into the instruction register from the TDI when the TAP Controller is in its shifted-IR state. Subsequently, the instructions are decoded to achieve two basic functions: to select the test data register that may operate while the instruction is current, and to define the serial test data register path, which is used to shift data between TDI and TDO during data register scanning.

#### **Test Data Register**

As specified in IEEE 1149.1, the MT90826 JTAG Interface contains three test data registers:

- The Boundary-Scan register
   The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the boundary of the MT90826 core logic.
- The Bypass Register
   The Bypass register is a single stage shift register that provides a one-bit path from TDI to its TDO.
- The Device Identification Register
   The device identification register is a 32-bit register with the register contain of:

MSB LSB 0000 0000 1000 0010 0110 0001 0100 1011

The LSB bit in the device identification register is the first bit clock out.

The MT90826 scan register contains 165 bits.

	Bounda	ry Scan Bit 0	to Bit 165
Device Pin	Tri-state Control	Output Scan Cell	Input Scan Cell
F0i CLK ODE			0 1 2
STi0 STi1 STi2 STi3 STo0 STo1 STo2 STo3	7 9 11 13	8 10 12 14	3 4 5 6
STi4 STi5 STi6 STi7 STo4 STo5 STo6 STo7 STi8	19 21 23 25	20 22 24 26	15 16 17 18
STi9 STi10 STi11 STo8 STo9 STo10 STo11 STi12 STi13	31 33 35 37	32 34 36 38	28 29 30 39 40
STi14 STi15 STo12 STo13 STo14 STo15 STi16 STi17	43 45 47 49	44 46 48 50	41 42 51 52
STi18 STi19 STo16 STo17 STo18 STo19 STi20	55 57 69 61	56 58 60 62	53 54 63
STi21 STi22 STi23 STo20 STo21 STo22 STo23	67 69 71 73	68 70 72 74	64 65 66
STi24 STi25 STi26 STi27 STo24 STo25 STo26 STo27	79 81 83 85	80 82 84 86	75 76 77 78

	Bounda	ry Scan Bit 0 t	to Bit 165
Device Pin	Tri-state Control	Output Scan Cell	Input Scan Cell
STi28 STi29 STi30 STi31 STo28 ST029 ST030 ST031	91 93 95 97	92 94 96 98	87 88 89 90
D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15	99 102 105 108 111 114 117 120 123 126 129 132 135 138 141	100 103 106 109 112 115 118 121 124 127 130 133 136 139 142	101 104 107 110 113 116 119 122 125 128 131 134 137 140 143
DTA CS R/W DS		147	148 149 150
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 RESETb			151 152 153 154 155 156 157 158 159 160 161 162 163 164

## **Absolute Maximum Ratings\***

	Parameter	Symbol	Min	Max	Units
1	Supply Voltage	$V_{DD}$	-0.3	5.0	V
2	Voltage on any 3.3V tolerant pin I/O (other than supply pins)	V <sub>I</sub>	V <sub>SS</sub> - 0.3	V <sub>DD</sub> + 0.3	V
3	Voltage on any 5V tolerant pin I/O (other than supply pins)	V <sub>I</sub>	V <sub>SS</sub> - 0.3	5.0	V
4	Continuous Current at digital outputs	Io		20	mA
5	Package power dissipation	P <sub>D</sub>		1	W
6	Storage temperature	T <sub>S</sub>	- 65	+125	°C

<sup>\*</sup> Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied

### Recommended Operating Conditions - Voltages are with respect to ground (Vss) unless otherwise stated.

	Characteristics	Sym	Min	Тур	Max	Units	Test Conditions
1	Operating Temperature	T <sub>OP</sub>	-40		+85	°C	
2	Positive Supply	$V_{DD}$	3.0		3.6	V	
3	Input High Voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>		$V_{DD}$	V	
4	Input High Voltage on 5V Tolerant Inputs	V <sub>IH</sub>			5.5	V	
5	Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub>		0.3V <sub>DD</sub>	V	

## $\label{eq:DC_Electrical} \textbf{DC_Electrical_Characteristics} \textbf{-} \textbf{Voltages} \text{ are with respect to ground } (\textbf{V}_{SS}) \text{ unless otherwise stated}.$

		Characteristics	Sym	Min	Тур	Max	Units	Test Conditions
1		Supply Current	I <sub>DD</sub>		64	100	mA	Output unloaded
2		Input High Voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>			V	
3	N	Input Low Voltage	V <sub>IL</sub>			0.3V <sub>DD</sub>	V	
4	U T S	Input Leakage (input pins) Input Leakage (with pull-up or pull-down)	I <sub>IL</sub> I <sub>BL</sub>			15 50	μ <b>Α</b> μ <b>Α</b>	0≤ <v≤v<sub>DD See Note 1</v≤v<sub>
5		Input Pin Capacitance	C <sub>I</sub>			10	рF	
6	0	Output High Voltage	V <sub>OH</sub>	0.8V <sub>DD</sub>			٧	I <sub>OH</sub> = 10mA
7	T	Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 10mA
8	U	High Impedance Leakage	l <sub>OZ</sub>			5	μΑ	0 < V < V <sub>DD</sub> See Note 1
9	S	Output Pin Capacitance	Co			10	pF	

Note 1: Maximum leakage on pins (output or I/O pins in high impedance state) is over an applied voltage (V)

## **AC Electrical Characteristics - Timing Parameter Measurement Voltage Levels**

	Characteristics	Sym	Level	Units	Conditions
1	CMOS Threshold Voltage	V <sub>TT</sub>	0.5V <sub>DD</sub>	V	
2	CMOS Rise/Fall Threshold Voltage High	V <sub>HM</sub>	0.7V <sub>DD</sub>	V	
3	CMOS Rise/Fall Threshold Voltage Low	$V_{LM}$	0.3V <sub>DD</sub>	V	

#### **AC Electrical Characteristics - Frame Pulse and CLK**

	Characteristic	Sym	Min	Тур	Max	Units	CLK
1	Frame pulse width	t <sub>FPW</sub>	55		65	ns	
2	Frame Pulse Setup time before CLK falling	t <sub>FPS</sub>	5			ns	16.384MHz
3	Frame Pulse Hold Time from CLK falling	t <sub>FPH</sub>	10			ns	
4	CLK Period	t <sub>CP</sub>	55		70	ns	
5	CLK Pulse Width High	t <sub>CH</sub>	20		40	ns	
6	CLK Pulse Width Low	t <sub>CL</sub>	20		40	ns	
7	Frame pulse width	t <sub>FPW8</sub>	115		145	ns	8.192MHz
8	Frame Pulse Setup time before CLK falling	t <sub>FPS8</sub>	5			ns	
9	Frame Pulse Hold Time from CLK falling	t <sub>FPH8</sub>	10			ns	
10	CLK Period	t <sub>CP8</sub>	110		150	ns	
11	CLK Pulse Width High	t <sub>CH8</sub>	50		75	ns	
12	CLK Pulse Width Low	t <sub>CL8</sub>	50		75	ns	
13	Clock Rise/Fall Time	t <sub>r</sub> , t <sub>f</sub>	0		+10	ns	

#### **AC Electrical Characteristics - Serial Streams for ST-BUS**

	Characteristic	Sym	Min	Тур	Max	Units	Test Conditions
1	Input Data Sample Point	t <sub>IDS</sub>	14	15	16	ns	
2	STi Set-up Time (Data rate of 16Mb/s)	t <sub>SIS_16</sub>	0			ns	
3	STi Hold Time (Date rate of 16Mb/s)	t <sub>SIH_16</sub>	8			ns	
4	STi Set-up Time (Date rate of 2, 4 or 8Mb/s)	t <sub>SIS</sub>	0			ns	
5	STi Hold Time (Date rate of 2, 4 or 8Mb/s)	t <sub>SIH</sub>	8			ns	
6	STo Delay - Active to Active	t <sub>SOD</sub>	8 11		30 43	ns	C <sub>L</sub> =30pF C <sub>L</sub> =200pF
7	Output Driver Enable (ODE) Delay	t <sub>ODE</sub>			35	ns	R <sub>L</sub> =1K, C <sub>L</sub> =200pF, See Note 1
8	STo delay - Active to High-Z - High-Z to Active	t <sub>DZ,</sub> t <sub>ZD</sub>			35	ns	R <sub>L</sub> =1K, C <sub>L</sub> =200pF, See Note 1

Note:1. High Impedance is measured by pulling to the appropriate rail with  $R_L$ , with timing corrected to cancel time taken to discharge  $C_L$ .




Figure 7 - ST-BUS Timing for Stream rate of 16.384 Mb/s




Figure 8 - ST-BUS Timing for Stream rate of 8.192 Mb/s




Figure 9 - ST-BUS Timing for Stream rate of 4.096 Mb/s when  $\overline{\text{CLK}}$  = 16.384MHz




Figure 10 - ST-BUS Timing for Stream rate of 4.096 Mb/s when  $\overline{\text{CLK}}$  = 8.192MHz




Figure 11 - ST-BUS Timing for Stream rate of 2.048 Mb/s when CLK = 16.384MHz




Figure 12 - ST-BUS Timing for Stream rate of 2.048 Mb/s when CLK = 8.192MHzMHz




Figure 13 - Serial Output and External Control




Figure 14 - Output Driver Enable (ODE)

## AC Electrical Characteristics - Motorola Non-Multiplexed Bus Mode

	Characteristics	Sym	Min	Тур	Max	Units	Test Conditions
1	CS setup from DS falling	t <sub>CSS</sub>	0			ns	
2	R/W setup from DS falling	t <sub>RWS</sub>	10			ns	
3	Address setup from DS falling	t <sub>ADS</sub>	2			ns	
4	CS hold after DS rising	t <sub>CSH</sub>	0			ns	
5	R/W hold after DS rising	t <sub>RWH</sub>	2			ns	
6	Address hold after DS rising	t <sub>ADH</sub>	10			ns	
7	Data setup from DTA Low on Read	t <sub>DDR</sub>	27			ns	C <sub>L</sub> =150pF
8	Data hold on read	t <sub>DHR</sub>	12		20	ns	C <sub>L</sub> =150pF, R <sub>L</sub> =1K Note 1
9	Data setup on write (fast write)	t <sub>DSW</sub>	0			ns	
10	Valid Data Delay on write (slow write) For 16Mb/s, 16&8Mb/s, 8Mb/s, 4&8Mb/s modes For 4Mb/s, 4&2Mb/s modes For 2Mb/s mode	t <sub>SWD</sub>	50 85 185			ns ns ns	
11	Data hold on write	t <sub>DHW</sub>	13			ns	
12a	Acknowledgment Delay: Register RD or WR	t <sub>AKD</sub>			55	ns	C <sub>L</sub> =150pF
12b	Acknowledgment Delay: Memory RD or WR For 16Mb/s, 16&8Mb/s, 8Mb/s, 4&8Mb/s modes For 4Mb/s, 4&2Mb/s modes For 2Mb/s mode	t <sub>AKD</sub>			100 140 240	ns ns ns	C <sub>L</sub> =150pF
13	Acknowledgment Hold Time	t <sub>AKH</sub>			24	ns	C <sub>L</sub> =150pF, R <sub>L</sub> =1K, Note 1

#### Note:

 $<sup>1. \</sup> High \ Impedance \ is \ measured \ by \ pulling \ to \ the \ appropriate \ rail \ with \ R_L, \ with \ timing \ corrected \ to \ cancel \ time \ taken \ to \ discharge \ C_L.$ 





Figure 15 - Motorola Non-Multiplexed Bus Timing




Metric Quad Flat Pack - L Suffix

Dim	44-	Pin	64-	Pin	100	-Pin	128	-Pin
ווווט	Min	Max	Min	Max	Min	Max	Min	Max
Α	-	0.096 (2.45)	-	0.134 (3.40)	- 0.134 (3.40)		-	0.154 (3.85)
<b>A</b> 1	0.01 (0.25)	-	0.01 (0.25)	-	0.01 (0.25)			0.01 (0.25)
A2	0.077 (1.95)	0.083 (2.10)	0.1 (2.55)	0.12 (3.05)	0.1 (2.55)			0.144 (3.60)
b	0.01 (0.30)	0.018 (0.45)	0.013 (0.35)	0.02 (0.50)	0.009 (0.22)			0.018 (0.45)
D	0.547 BSC (13.90 BSC)			BSC BSC)	0.941 BSC (23.90 BSC)		1.23 BSC (31.2 BSC)	
D <sub>1</sub>	0.394 (10.00	BSC BSC)		0.787 BSC     0.787 BSC     1.102       (20.00 BSC)     (20.00 BSC)     (28.00		BSC BSC)		
Ш	0.547 (13.90	BSC BSC)		0.705 BSC 0.705 BSC (17.90 BSC) (17.90 BSC)			_	BSC BSC)
E <sub>1</sub>	0.394 (10.00			0.551 BSC (14.00 BSC)		BSC BSC)		BSC BSC)
Ф	0.031 (0.80	BSC BSC)	0.039 (1.0	BSC)	0.256 BSC (0.65 BSC)			BSC BSC)
L	0.029 (0.73)	0.04 (1.03)	0.029 (0.73)	0.04 (1.03)	0.029 0.04 (0.73) (1.03)		0.029 (0.73)	0.04 (1.03)
L1	0.077 (1.95		0.077 REF (1.95 REF)		0.077 REF (1.95 REF)			REF)

NOTE: Governing controlling dimensions in parenthesis ( ) are in millimeters.


<b>D</b> '	160-Pin		208-Pin		240-Pin	
Dim	Min	Max	Min	Max	Min	Max
Α	-	0.154 (3.92)		.161 (4.10)	-	0.161 (4.10)
<b>A</b> 1		0.01 (0.25)	0.01 (0.25)	0.02 (0.50)	0.01 (0.25)	0.02 (0.50)
A2	0.125 (3.17)	0.144 (3.67)	.126 (3.20)	.142 (3.60)	0.126 (3.2)	0.142 (3.60)
b	0.009 (0.22)	0.015 (0.38)	.007 (0.17)	.011 (0.27)	0.007 (0.17)	0.010 (0.27)
D	1.23 BSC (31.2 BSC)		1.204 (30.6)		1.360 BSC (34.6 BSC)	
D <sub>1</sub>	1.102 BSC (28.00 BSC)		1.102 (28.00)		1.26 (32.00	
E	1.23 BSC (31.2 BSC)		1.204 BSC (30.6 BSC)		1.360 BSC (34.6 BSC)	
E <sub>1</sub>	1.102 BSC (28.00 BSC)		1.102 BSC (28.00 BSC)		1.26 BSC (32.00 BSC)	
е	0.025 BSC (0.65 BSC)			BSC)	0.0197 (0.50	
L	0.029 (0.73)	0.04 (1.03)	0.018 (0.45)	0.029 (0.75)	0.018 (0.45)	0.029 (0.75)
L1	0.063 REF (1.60 REF)			1 REF REF)	0.051 (1.30	

NOTE: Governing controlling dimensions in parenthesis ( ) are in millimeters.



**Ball Grid Array** 

120-BGA	144-BGA	160-BGA	
MT90823	MT90863	MT90826	



				l 5.			
	Control D			Altern. Dimensions			
Symbol	in milli	metres		in inches			
	MIN	MIN MAX		MIN	MAX		
Α	_	4.10		_	0.161		
A1	0.25	0.50		0.010	0.020		
Α2	3.20	3.60		0.126	0.142		
D	31.20	BSC		1.228 BSC			
D1	28.00	BSC		1.102 BSC			
Ε	31.20	BSC		1.228 BSC			
E1	28.00	BSC		1.102 BSC			
Hx	21.00	REF.		0.827 REF.			
Ну	21.00	REF.		0.827 REF.			
Ĺ	0.73	1.03		0.029	0.041		
е	0.65	BSC.		0.026 BSC			
b	0.22	0.40		0.009	0.016		
С	0.11	0.23		0.004	0.009		
	Pin features						
N	160						
ND	40						
NE	40						
NOTE	SQUARE						


Conforms to JEDEC MS-022 DD-1 Iss. B

- 1. Pin 1 indicator may be a corner chamfer, dot or both.
- 2. Controlling dimensions are in millimeters.
- 3. The top package body size may be smaller than the bottom package body size by a max. of 0.20 mm.
- 4. Dimension D1 and E1 do not include mould protrusion.
- 5. Dimension b does not include dambar protrusion.
- 6. Coplanarity, measured at seating plane G, to be 0.10 mm max.
- 7. Dashed area represents Heat Sink Relevant to PowerQuad Packages only. Finish = Ni, min. 1.27um thick.

© Zarlink Semiconductor 2002 All rights reserved.								
ISSUE 1 2 3 4								
ACN	202051	207067	209116	213268				
DATE	20Feb97	1Jul99	30Jun00	15Aug02				
APPRD.								



	Package Code QB
Previous package codes	Package Outline for 160 lead MQFP & PQuad2 — stnd. (28x28x3.4mm) 3.2mm Footprint
	GPD00302



Metric Quad Flat Pack - L Suffix

Dim	44-Pin		64-Pin		100-Pin		128-Pin		
ווווט	Min	Max	Min	Max	Min	Max	Min	Max	
Α	-	0.096 (2.45)	-	0.134 (3.40)	-	0.134 (3.40)	-	0.154 (3.85)	
<b>A</b> 1	0.01 (0.25)	-	0.01 (0.25)	-	0.01 (0.25)	-	0.00	0.01 (0.25)	
A2	0.077 (1.95)	0.083 (2.10)	0.1 (2.55)	0.12 (3.05)	0.1 (2.55)	0.12 (3.05)	0.125 (3.17)	0.144 (3.60)	
b	0.01 (0.30)	0.018 (0.45)	0.013 (0.35)	0.02 (0.50)	0.009 (0.22)	0.015 (0.38)	0.019 (0.30)	0.018 (0.45)	
D	0.547 BSC (13.90 BSC)		0.941 BSC (23.90 BSC)		0.941 BSC (23.90 BSC)		1.23 BSC (31.2 BSC)		
D <sub>1</sub>	0.394 BSC (10.00 BSC)		0.787 (20.00		0.787 BSC (20.00 BSC)		1.102 BSC (28.00 BSC)		
E	0.547 BSC (13.90 BSC)		0.705 (17.90		0.705 BSC (17.90 BSC)		1.23 BSC (31.2 BSC)		
E <sub>1</sub>	0.394 BSC (10.00 BSC)			0.551 BSC 0.551 BSC (14.00 BSC) (14.00 BSC)			1.102 BSC (28.00 BSC)		
е	0.031 BSC (0.80 BSC)		0.039 BSC (1.0 BSC)		0.256 BSC (0.65 BSC)		0.031 BSC (0.80 BSC)		
L	0.029 (0.73)	0.04 (1.03)	0.029 (0.73)	0.04 (1.03)	0.029 (0.73)	0.04 (1.03)	0.029 (0.73)	0.04 (1.03)	
L1	0.077 REF (1.95 REF)		0.077 (1.95		1	0.077 REF (1.95 REF)		0.063 REF (1.60 REF)	

NOTE: Governing controlling dimensions in parenthesis ( ) are in millimeters.

## **Package Outlines**

Dim	160-Pin		208-Pin		240-Pin	
Dim	Min	Max	Min	Max	Min	Max
Α	-	0.154 (3.92)		.161 (4.10)	-	0.161 (4.10)
A1		0.01 (0.25)	0.01 (0.25)	0.02 (0.50)	0.01 (0.25)	0.02 (0.50)
A2	0.125	0.144	.126	.142	0.126	0.142
	(3.17)	(3.67)	(3.20)	(3.60)	(3.2)	(3.60)
b	0.009	0.015	.007	.011	0.007	0.010
	(0.22)	(0.38)	(0.17)	(0.27)	(0.17)	(0.27)
D	1.23 BSC		1.204		1.360 BSC	
	(31.2 BSC)		(30.6)		(34.6 BSC)	
D <sub>1</sub>	1.102 BSC (28.00 BSC)		1.102 (28.00)		1.26 (32.00	
E	1.23 BSC		1.204 BSC		1.360 BSC	
	(31.2 BSC)		(30.6 BSC)		(34.6 BSC)	
E <sub>1</sub>	1.102 BSC		1.102 BSC		1.26 BSC	
	(28.00 BSC)		(28.00 BSC)		(32.00 BSC)	
е	0.025 BSC (0.65 BSC)			BSC BSC)	0.019 (0.50	
L	0.029	0.04	0.018	0.029	0.018	0.029
	(0.73)	(1.03)	(0.45)	(0.75)	(0.45)	(0.75)
L1	0.063 REF		0.051 REF		0.051 REF	
	(1.60 REF)		(1.30 REF)		(1.30 REF)	

NOTE: Governing controlling dimensions in parenthesis ( ) are in millimeters.



# For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink s  $I^2C$  components conveys a licence under the Philips  $I^2C$  Patent rights to use these components in and  $I^2C$  System, provided that the system conforms to the  $I^2C$  Standard Specification as defined by Philips.

Zarlink and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright 2001, Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE