



TPS2295x 5.7 V, 5 A, 14 mΩ On-Resistance Load Switch

1 Features

- Integrated Single Channel Load Switch
- Input Voltage Range: 0.7 V to 5.7 V
- R_{ON} Resistance
 - $R_{ON} = 14\text{ m}\Omega$ at $V_{IN} = 5\text{ V}$ ($V_{BIAS} = 5\text{ V}$)
- 5 A Maximum Continuous Switch Current
- Adjustable Undervoltage Lockout Threshold (UVLO)
- Adjustable Voltage Supervisor with Power Good (PG) Indicator
- Adjustable Output Slew Rate Control
- Enhanced Quick Output Discharge Remains Active after Power is Removed (TPS22954 Only)
 - $15\text{ }\Omega$ (Typ) Discharges $100\text{ }\mu\text{F}$ Within 10 ms
- Reverse Current Blocking when Disabled (TPS22953 Only)
- Automatic Restart after Supervisor Fault Detection When Enabled
- Thermal Shutdown
- Low Quiescent Current $\leq 50\text{ }\mu\text{A}$
- SON 10-pin Package with Thermal Pad
- ESD Performance Tested Per JESD 22
 - 2 kV HBM and 750 V CDM

2 Applications

- Solid State Drives
- Embedded/Industrial PC
- Ultrabook™/Notebooks
- Desktops
- Servers
- Telecom Systems

3 Description

The TPS22953/54 are small, single channel load switches with controlled turn on. The devices contain a N-channel MOSFET that can operate over an input voltage range of 0.7 V to 5.7 V and can support a maximum continuous current of 5 A.

The integrated adjustable undervoltage lockout (UVLO) and adjustable power good (PG) threshold provides voltage monitoring as well as robust power sequencing. The adjustable rise time control of the device greatly reduces inrush current for a wide variety of bulk load capacitances, thereby reducing or eliminating power supply droop. The switch is independently controlled by an on/off input (EN), which is capable of interfacing directly with low-voltage control signals. A $15\text{ }\Omega$ on-chip load is integrated into the device for a quick discharge of the output when switch is disabled. The enhanced Quick Output Discharge (QOD) remains active for short time after power is removed from the device to finish discharging the output.

The TPS22953/54 are available in small, space-saving 10-SON packages with integrated thermal pad allowing for high power dissipation. The device is characterized for operation over the free-air temperature range of -40°C to 105°C .

Device Information⁽¹⁾

PART NUMBER	PACKAGE (PIN)	BODY SIZE (NOM)
TPS2295x	WSON (10)	2.00 mm x 2.00 mm
	WSON (10)	2.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

4 Simplified Schematic




Table of Contents

1 Features	1	9 Detailed Description	21
2 Applications	1	9.1 Overview	21
3 Description	1	9.2 Functional Block Diagram	21
4 Simplified Schematic	1	9.3 Feature Description	22
5 Revision History	2	9.4 Device Functional Modes	28
6 Device Comparison Table	3	10 Application and Implementation	28
7 Pin Configuration and Functions	3	10.1 Application Information	28
8 Specifications	4	10.2 Typical Application	33
8.1 Absolute Maximum Ratings	4	11 Power Supply Recommendations	35
8.2 ESD Ratings	4	12 Layout	35
8.3 Recommended Operating Conditions	4	12.1 Layout Guidelines	35
8.4 Thermal Information	5	12.2 Layout Example	35
8.5 Electrical Characteristics	5	13 Device and Documentation Support	36
8.6 Electrical Characteristics, $V_{BIAS} = 5\text{ V}$	6	13.1 Related Links	36
8.7 Electrical Characteristics, $V_{BIAS} = 3.3\text{ V}$	7	13.2 Community Resources	36
8.8 Electrical Characteristics, $V_{BIAS} = 2.5\text{ V}$	8	13.3 Trademarks	36
8.9 Switching Characteristics, $CT = 1000\text{ pF}$	9	13.4 Electrostatic Discharge Caution	36
8.10 Switching Characteristics, $CT = 0\text{ pF}$	10	13.5 Glossary	36
8.11 Typical DC Characteristics	12	14 Mechanical, Packaging, and Orderable Information	36
8.12 Typical Switching Characteristics	15		

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (May 2015) to Revision C	Page
Changed inverter part number from SN74LVC1G07 to SN74LVC1G06 in the Break-Before-Make Power MUX Schematic.	31


Changes from Revision A (April 2015) to Revision B	Page
Updated pin names and graphics throughout the document.	1

Changes from Original (March 2015) to Revision A	Page
Initial release of full version.	1


6 Device Comparison Table

Device	Quick Output Discharge	Reverse Current Blocking	Package (Pin)	Body Size	Pin Pitch
TPS22954	Yes	No	DSQ (10)	2.00 mm x 2.00 mm	0.4 mm
			DQC (10)	2.00 mm x 3.00 mm	0.5 mm
TPS22953	No	Yes	DSQ (10)	2.00 mm x 2.00 mm	0.4 mm
			DQC (10)	2.00 mm x 3.00 mm	0.5 mm

7 Pin Configuration and Functions



Top View



Bottom View

Pin Functions

PIN ⁽¹⁾		I/O	DESCRIPTION
NAME	NO.		
IN	1, 2	I	Switch input. Bypass this input with a ceramic capacitor to GND.
BIAS	3	I	Bias pin and power supply to the device.
EN	4	I	Active high switch enable/disable input. Also acts as the input UVLO pin. Use external resistor divider to adjust the UVLO level. Do not leave floating.
GND	5	–	Device ground.
CT	6	O	V _{OUT} slew rate control. Place ceramic cap from CT to GND to change the V _{OUT} slew rate of the device and limit the inrush current. CT Capacitor should be rated to 25V or higher.
PG	7	O	Power good. This pin is open drain which will pull low when the voltage on EN and/or SNS is below their respective VIL level.
SNS	8	I	Sense pin. Use external resistor divider to adjust the power good level. Do not leave floating.
OUT	9, 10	O	Switch output.
Thermal Pad	–	–	Exposed thermal pad. Tie to GND.

(1) Pinout applies to all package versions.

8 Specifications

8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
V _{IN}	Input voltage range	–0.3	6	V
V _{BIAS}	Bias voltage range	–0.3	6	V
V _{OUT}	Output voltage range	–0.3	6	V
V _{EN} , V _{SNS} , V _{PG}	EN, SNS, and PG voltage range	–0.3	6	V
I _{MAX}	Maximum Continuous Switch Current, T _A = 70°C		5	A
I _{PLS}	Maximum Pulsed Switch Current, pulse < 300 μs, 2% duty cycle		7	A
T _{J,MAX}	Maximum junction temperature	Internally limited ⁽²⁾		
T _{stg}	Storage temperature range	–65	150	°C

- (1) Stresses beyond those listed under [Absolute Maximum Ratings](#) may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#). Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) See TSD specification in [Electrical Characteristics](#) section and [Thermal Considerations](#) section.

8.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

8.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Input voltage range	0.7	V _{BIAS}	V
V _{BIAS}	Bias voltage range	2.5	5.7	V
V _{OUT}	Output voltage range	0	5.7	V
V _{EN} , V _{SNS} , V _{PG}	EN, SNS, and PG voltage range	0	5.7	V
T _A ⁽¹⁾	Operating free-air temperature range	–40	105	°C
T _J	Operating Junction Temperature	–40	125	°C

- (1) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(max)}], the maximum power dissipation of the device in the application [P_{D(max)}], and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A(max)} = T_{J(max)} – (θ_{JA} × P_{D(max)})

8.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS22953/54		UNIT
		DQC (WSON)	DSQ (WSON)	
		10 PINS	10 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	65.2	63.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	73.9	81.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	25.5	34.1	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	2	1.9	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	25.4	34.5	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	8.5	7.9	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

8.5 Electrical Characteristics

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^{\circ}\text{C} \leq T_A \leq 105^{\circ}\text{C}$ and the recommended V_{BIAS} voltage range of 2.5 V to 5.7 V. Typical values are for $T_A = 25^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
VOLTAGE THRESHOLDS							
V _{EN}	V _{IH} , Rising threshold	V _{IN} = 0.7 V to V _{BIAS}	-40°C to 105°C	650	700	750	mV
	V _{IL} , Falling threshold	V _{IN} = 0.7 V to V _{BIAS}	-40°C to 105°C	560	600	640	mV
V _{SNS}	V _{IH} , Rising threshold	V _{IN} = 0.7 V to V _{BIAS}	-40°C to 105°C	465	515	565	mV
	V _{IL} , Falling threshold	V _{IN} = 0.7 V to V _{BIAS}	-40°C to 105°C	410	455	500	mV
TIMINGS							
t _{BLANK}	Blanking time for EN and SNS	EN or SNS Rising	-40°C to 105°C	100			μs
t _{DEGLITCH}	Deglitch time for EN and SNS	EN or SNS Falling	-40°C to 105°C	5			μs
t _{DIS}	Output discharge time (TPS22954 Only)	C _L = 100 μF	-40°C to 105°C	10			ms
t _{RESTART}	Output Restart Time	SNS Falling	-40°C to 105°C	2			ms
t _{RCB}	Response Time for Reverse Current Blocking (TPS22953 Only)	V _{OUT} = V _{BIAS} EN Falling	-40°C to 105°C	10			μs
THERMAL CHARACTERISTICS							
T _{SD}	Thermal shutdown	Junction Temperature Rising	-	130	150	170	°C
TSD _{HYS}	Thermal shutdown hysteresis	Junction Temperature Falling	-	20			°C
REVERSE CURRENT BLOCKING							
I _{RCB,IN}	Input Reverse Blocking Current (TPS22953 Only)	V _{OUT} = 5 V, V _{IN} = V _{EN} = 0 V, V _{BIAS} = 0 V to 5.7 V	25°C	0.01		2	μA
			-40°C to 85°C			5	μA
			-40°C to 105°C			11	μA

TPS22954, TPS22953

SLVSCT5C – MARCH 2015 – REVISED JULY 2015

www.ti.com
8.6 Electrical Characteristics, $V_{BIAS} = 5\text{ V}$

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40\text{ }^{\circ}\text{C} \leq T_A \leq 105\text{ }^{\circ}\text{C}$ and $V_{BIAS} = 5\text{ V}$. Typical values are for $T_A = 25\text{ }^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
POWER SUPPLIES AND CURRENTS							
$I_{Q, BIAS}$	BIAS quiescent current	$I_{OUT} = 0$, $V_{IN} = 0.7\text{ V}$ to V_{BIAS} , $V_{EN} = 5\text{ V}$	-40°C to 85°C		34	45	μA
			-40°C to 105°C			50	
$I_{SD, BIAS}$	BIAS shutdown current	$V_{OUT} = 0\text{ V}$, $V_{IN} = 0.7\text{ V}$ to V_{BIAS} , $V_{EN} = 0\text{ V}$ to V_{IL}	-40°C to 85°C		5	7	μA
			-40°C to 105°C			8	μA
$I_{SD, IN}$	Input shutdown current	$V_{EN} = 0\text{ V}$ to V_{IL} , $V_{OUT} = 0\text{ V}$	$V_{IN} = 5.0\text{ V}$	-40°C to 85°C	0.02	4	μA
			$V_{IN} = 5.0\text{ V}$	-40°C to 105°C		13	
			$V_{IN} = 3.3\text{ V}$	-40°C to 85°C	0.01	3	
			$V_{IN} = 3.3\text{ V}$	-40°C to 105°C		10	
			$V_{IN} = 1.8\text{ V}$	-40°C to 85°C	0.01	3	
			$V_{IN} = 1.8\text{ V}$	-40°C to 105°C		10	
			$V_{IN} = 1.2\text{ V}$	-40°C to 85°C	0.01	2	
			$V_{IN} = 1.2\text{ V}$	-40°C to 105°C		8	
			$V_{IN} = 0.7\text{ V}$	-40°C to 85°C	0.01	2	
			$V_{IN} = 0.7\text{ V}$	-40°C to 105°C		8	
I_{EN}	EN pin input leakage current	$V_{EN} = 0\text{ V}$ to 5.7 V	-40°C to 105°C			0.1	μA
I_{SNS}	SNS pin input leakage current	$V_{SNS} \leq V_{BIAS}$	-40°C to 105°C			0.1	μA
RESISTANCE CHARACTERISTICS							
R_{ON}	ON-state resistance	$I_{OUT} = -200\text{ mA}$	$V_{IN} = 5.0\text{ V}$	25°C	14	20	m Ω
				-40°C to 85°C		23	
				-40°C to 105°C		24	
			$V_{IN} = 3.3\text{ V}$	25°C	14	20	m Ω
				-40°C to 85°C		23	
				-40°C to 105°C		24	
			$V_{IN} = 1.8\text{ V}$	25°C	14	20	m Ω
				-40°C to 85°C		23	
				-40°C to 105°C		24	
			$V_{IN} = 1.5\text{ V}$	25°C	14	20	m Ω
				-40°C to 85°C		23	
				-40°C to 105°C		24	
			$V_{IN} = 1.2\text{ V}$	25°C	14	20	m Ω
				-40°C to 85°C		23	
				-40°C to 105°C		24	
			$V_{IN} = 0.7\text{ V}$	25°C	14	20	m Ω
				-40°C to 85°C		23	
				-40°C to 105°C		24	
R_{PD}	Output pulldown resistance (TPS22954 Only)	$V_{IN} = V_{OUT} = V_{BIAS}$, $V_{EN} = 0\text{ V}$	25°C		15	28	Ω
			-40°C to 105°C			30	Ω

8.7 Electrical Characteristics, $V_{BIAS} = 3.3\text{ V}$

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40\text{ }^{\circ}\text{C} \leq T_A \leq 105\text{ }^{\circ}\text{C}$ and $V_{BIAS} = 3.3\text{ V}$. Typical values are for $T_A = 25\text{ }^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS		T _A	MIN	TYP	MAX	UNIT
POWER SUPPLIES AND CURRENTS								
I _{Q, BIAS}	BIAS quiescent current	I _{OUT} = 0, V _{IN} = 0.7 V to V _{BIAS} , V _{EN} = 5 V		-40°C to 85°C	19	35	μA	
				-40°C to 105°C		37		
I _{SD, BIAS}	BIAS shutdown current	V _{OUT} = 0 V, V _{IN} = 0.7 V to V _{BIAS} , V _{EN} = 0 V to V _{IL}		-40°C to 85°C	4	6	μA	
				-40°C to 105°C		7	μA	
I _{SD, IN}	Input shutdown current	V _{EN} = 0 V to V _{IL} , V _{OUT} = 0 V	V _{IN} = 3.3 V	-40°C to 85°C	0.01	3	μA	
				-40°C to 105°C		10		
			V _{IN} = 1.8 V	-40°C to 85°C	0.01	3		
				-40°C to 105°C		10		
			V _{IN} = 1.2 V	-40°C to 85°C	0.01	2		
				-40°C to 105°C		8		
			V _{IN} = 0.7 V	-40°C to 85°C	0.01	2		
				-40°C to 105°C		8		
I _{EN}	EN pin input leakage current	V _{EN} = 0 V to 5.7 V		-40°C to 105°C		0.1	μA	
I _{SNS}	SNS pin input leakage current	V _{SNS} ≤ V _{BIAS}		-40°C to 105°C		0.1	μA	
RESISTANCE CHARACTERISTICS								
R _{ON}	ON-state resistance	I _{OUT} = −200 mA	V _{IN} = 3.3 V	25°C	15	21	mΩ	
				-40°C to 85°C		24		
				-40°C to 105°C		25		
			V _{IN} = 1.8 V	25°C	14	20	mΩ	
				-40°C to 85°C		23		
				-40°C to 105°C		24		
			V _{IN} = 1.5 V	25°C	14	20	mΩ	
				-40°C to 85°C		23		
				-40°C to 105°C		24		
			V _{IN} = 1.2 V	25°C	14	20	mΩ	
				-40°C to 85°C		23		
				-40°C to 105°C		24		
			V _{IN} = 0.7 V	25°C	14	20	mΩ	
				-40°C to 85°C		23		
				-40°C to 105°C		24		
R _{PD}	Output pulldown resistance (TPS22954 Only)	V _{IN} = V _{OUT} = V _{BIAS} , V _{EN} = 0 V		25°C	13	28	Ω	
				-40°C to 105°C		30	Ω	

8.8 Electrical Characteristics, $V_{BIAS} = 2.5\text{ V}$

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40\text{ }^{\circ}\text{C} \leq T_A \leq 105\text{ }^{\circ}\text{C}$ and $V_{BIAS} = 2.5\text{ V}$. Typical values are for $T_A = 25\text{ }^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS		T _A	MIN	TYP	MAX	UNIT
POWER SUPPLIES AND CURRENTS								
I _{Q, BIAS}	BIAS quiescent current	I _{OUT} = 0, V _{IN} = 0.7 V to V _{BIAS} , V _{EN} = 5 V		-40°C to 85°C	16	25		μA
				-40°C to 105°C		27		
I _{SD, BIAS}	BIAS shutdown current	V _{OUT} = 0 V, V _{IN} = 0.7 V to V _{BIAS} , V _{EN} = 0 V to V _{IL}		-40°C to 85°C	4	5		μA
				-40°C to 105°C		6		μA
I _{SD, IN}	Input shutdown current	V _{EN} = 0 V to V _{IL} , V _{OUT} = 0 V	V _{IN} = 2.5 V	-40°C to 85°C	0.01	3	μA	
				-40°C to 105°C		10		
			V _{IN} = 1.8 V	-40°C to 85°C	0.01	3		
				-40°C to 105°C		10		
			V _{IN} = 1.2 V	-40°C to 85°C	0.01	2		
				-40°C to 105°C		8		
			V _{IN} = 0.7 V	-40°C to 85°C	0.01	2		
				-40°C to 105°C		8		
I _{EN}	EN pin input leakage current	V _{EN} = 0 V to 5.7 V		-40°C to 105°C		0.1		μA
I _{SNS}	SNS pin input leakage current	V _{SNS} ≤ V _{BIAS}		-40°C to 105°C		0.1		μA
RESISTANCE CHARACTERISTICS								
R _{ON}	ON-state resistance	I _{OUT} = −200 mA	V _{IN} = 2.5 V	25°C	16	23	mΩ	
				-40°C to 85°C		26		
				-40°C to 105°C		27		
			V _{IN} = 1.8 V	25°C	15	22	mΩ	
				-40°C to 85°C		25		
				-40°C to 105°C		26		
			V _{IN} = 1.5 V	25°C	15	22	mΩ	
				-40°C to 85°C		25		
				-40°C to 105°C		26		
			V _{IN} = 1.2 V	25°C	15	22	mΩ	
				-40°C to 85°C		24		
				-40°C to 105°C		25		
			V _{IN} = 0.7 V	25°C	14	21	mΩ	
				-40°C to 85°C		24		
				-40°C to 105°C		25		
R _{PD}	Output pulldown resistance (TPS22954 Only)	V _{IN} = V _{OUT} = V _{BIAS} , V _{EN} = 0 V		25°C	12	28	Ω	
				-40°C to 105°C		30	Ω	

8.9 Switching Characteristics, CT = 1000 pF


Refer to the timing test circuit in [Figure 1](#) (unless otherwise noted) for references to external components used for the test condition in the switching characteristics table. Switching characteristics shown below are only valid for the power-up sequence where V_{IN} and V_{BIAS} are already in steady state condition before the EN terminal is asserted high.

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
V _{IN} = 5 V, V _{EN} = V _{BIAS} = 5 V, T _A = 25°C						
t _{ON}	Turn-on time	R _L = 10 Ω, C _L = 0.1 μF, CT = 1000 pF		1265		μs
t _{OFF}	Turn-off time			6.0		
t _R	V _{OUT} rise time			1492		
t _F	V _{OUT} fall time			2.2		
t _D	ON delay time			519		
V _{IN} = 2.5 V, V _{EN} = V _{BIAS} = 5 V, T _A = 25°C						
t _{ON}	Turn-on time	R _L = 10 Ω, C _L = 0.1 μF, CT = 1000 pF		813		μs
t _{OFF}	Turn-off time			6.1		
t _R	V _{OUT} rise time			765		
t _F	V _{OUT} fall time			2.2		
t _D	ON delay time			430		
V _{IN} = 0.7 V, V _{EN} = V _{BIAS} = 5 V, T _A = 25°C						
t _{ON}	Turn-on time	R _L = 10 Ω, C _L = 0.1 μF, CT = 1000 pF		476		μs
t _{OFF}	Turn-off time			6.2		
t _R	V _{OUT} rise time			245		
t _F	V _{OUT} fall time			2.1		
t _D	ON delay time			353		
V _{IN} = 2.5 V, V _{EN} = 5 V, V _{BIAS} = 2.5 V, T _A = 25°C						
t _{ON}	Turn-on time	R _L = 10 Ω, C _L = 0.1 μF, CT = 1000 pF		813		μs
t _{OFF}	Turn-off time			4.9		
t _R	V _{OUT} rise time			765		
t _F	V _{OUT} fall time			2.2		
t _D	ON delay time			430		
V _{IN} = 0.7 V, V _{EN} = 5 V, V _{BIAS} = 2.5 V, T _A = 25°C						
t _{ON}	Turn-on time	R _L = 10 Ω, C _L = 0.1 μF, CT = 1000 pF		476		μs
t _{OFF}	Turn-off time			6.1		
t _R	V _{OUT} rise time			245		
t _F	V _{OUT} fall time			2.1		
t _D	ON delay time			353		

8.10 Switching Characteristics, CT = 0 pF

Refer to the timing test circuit in [Figure 1](#) (unless otherwise noted) for references to external components used for the test condition in the switching characteristics table. Switching characteristics shown below are only valid for the power-up sequence where V_{IN} and V_{BIAS} are already in steady state condition before the EN terminal is asserted high.

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V_{IN} = 5 V, V_{EN} = V_{BIAS} = 5 V, T_A = 25°C					
t _{ON} Turn-on time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 0 pF		235		μs
t _{OFF} Turn-off time			6.0		
t _R V _{OUT} rise time			140		
t _F V _{OUT} fall time			2.2		
t _D ON delay time			165		
V_{IN} = 2.5 V, V_{EN} = V_{BIAS} = 5 V, T_A = 25°C					
t _{ON} Turn-on time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 0 pF		200		μs
t _{OFF} Turn-off time			6		
t _R V _{OUT} rise time			79		
t _F V _{OUT} fall time			2.1		
t _D ON delay time			160		
V_{IN} = 0.7 V, V_{EN} = V_{BIAS} = 5 V, T_A = 25°C					
t _{ON} Turn-on time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 0 pF		170		μs
t _{OFF} Turn-off time			6		
t _R V _{OUT} rise time			32		
t _F V _{OUT} fall time			2		
t _D ON delay time			154		
V_{IN} = 2.5 V, V_{EN} = 5 V, V_{BIAS} = 2.5 V, T_A = 25°C					
t _{ON} Turn-on time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 0 pF		200		μs
t _{OFF} Turn-off time			6		
t _R V _{OUT} rise time			79		
t _F V _{OUT} fall time			2.1		
t _D ON delay time			160		
V_{IN} = 0.7 V, V_{EN} = 5 V, V_{BIAS} = 2.5 V, T_A = 25°C					
t _{ON} Turn-on time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 0 pF		170		μs
t _{OFF} Turn-off time			6		
t _R V _{OUT} rise time			32		
t _F V _{OUT} fall time			2		
t _D ON delay time			154		



A. Rise and fall times of the control signal is 100 ns.

Figure 1. Timing Test Circuit




Figure 2. Timing Waveforms

8.11 Typical DC Characteristics




Figure 3. $I_{Q,BIAS}$ vs V_{BIAS}




Figure 4. $I_{Q,BIAS}$ vs V_{IN}




Figure 5. $I_{SD,BIAS}$ vs V_{BIAS}




Figure 6. $I_{SD,IN}$ vs V_{IN}




Figure 7. $I_{RCB,IN}$ vs V_{OUT}




Figure 8. $I_{RCB,IN}$ vs V_{OUT}

Typical DC Characteristics (continued)




Figure 9. R_{ON} vs Temperature, $V_{BIAS} = 2.5 V$




Figure 10. R_{ON} vs Temperature, $V_{BIAS} = 3.3 V$




Figure 11. R_{ON} vs V_{IN} , $V_{BIAS} = 2.5 V$




Figure 12. R_{ON} vs V_{IN} , $V_{BIAS} = 3.3 V$




Figure 13. R_{ON} vs V_{IN} , $V_{BIAS} = 5 V$




Figure 14. R_{ON} vs V_{IN}

Typical DC Characteristics (continued)




Figure 15. R_{ON} vs I_{OUT} , $V_{BIAS} = 2.5\text{ V}$




Figure 16. R_{ON} vs I_{OUT} , $V_{BIAS} = 3.3\text{ V}$




Figure 17. R_{ON} vs I_{OUT} , $V_{BIAS} = 5\text{ V}$




Figure 18. R_{PD} vs V_{OUT} , $V_{BIAS} = 2.5\text{ V}$




Figure 19. R_{PD} vs V_{OUT} , $V_{BIAS} = 3.3\text{ V}$




Figure 20. R_{PD} vs V_{OUT} , $V_{BIAS} = 5\text{ V}$

8.12 Typical Switching Characteristics




Figure 21. t_R vs V_{IN} , $V_{BIAS} = 2.5\text{ V}$




Figure 22. t_R vs V_{IN} , $V_{BIAS} = 5\text{ V}$




Figure 23. t_F vs V_{IN} , $V_{BIAS} = 2.5\text{ V}$




Figure 24. t_F vs V_{IN} , $V_{BIAS} = 5\text{ V}$




Figure 25. t_{ON} vs V_{IN} , $V_{BIAS} = 2.5\text{ V}$















Figure 26. t_{ON} vs V_{IN} , $V_{BIAS} = 5\text{ V}$







Typical Switching Characteristics (continued)



Typical Switching Characteristics (continued)



Typical Switching Characteristics (continued)



Typical Switching Characteristics (continued)




Figure 44. Turn On Waveform, No Load




Figure 45. Turn On Waveform, No Load




Figure 46. Turn On Waveform, Heavy Load




Figure 47. Turn On Waveform, Heavy Load




Figure 48. PG Response to EN Falling ($t_{DEGLITCH}$)







Figure 49. PG Response to SNS Falling with Auto-Restart ($t_{DEGLITCH}$ and $t_{RESTART}$)

Typical Switching Characteristics (continued)



9 Detailed Description


9.1 Overview

The TPS22953/4 are 5.7-V, 5-A load switches in 10-pin SON packages. To reduce voltage drop for low voltage, high current rails the device implements a low resistance N-channel MOSFET, which reduces the drop out voltage through the device at high currents. The integrated adjustable undervoltage lockout (UVLO) and adjustable power good (PG) threshold provides voltage monitoring as well as robust power sequencing.

The adjustable rise time control of the device greatly reduces inrush current for a wide variety of bulk load capacitances, thereby reducing or eliminating power supply droop. The switch is independently controlled by an on/off input (EN), which is capable of interfacing directly with low-voltage control signals. A 15 Ω on-chip load resistor is integrated into the device for output quick discharge when switch is turned off.

During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated power monitoring functionality, control logic, driver, power supply, and output discharge FET eliminates the need for any external components, which reduces solution size and BOM count.

9.2 Functional Block Diagram



(*) Only active when the switch is disabled.

9.3 Feature Description

9.3.1 On/Off Control (EN pin)

The EN pin controls the state of the switch. When the voltage on EN has exceeded $V_{IH,EN}$ the switch will be enabled. When EN goes below $V_{IL,EN}$ the switch is disabled.

The EN pin has a blanking time of t_{BLANK} on the rising edge once the $V_{IH,EN}$ threshold has been exceeded. It also has a de-glitch time of $t_{DEGLITCH}$ when the voltage has gone below $V_{IL,EN}$.

The EN pin can also be configured via an external resistor divider to monitor a voltage signal for input UVLO. Refer to the equation and diagram below on how to configure the EN pin for input UVLO.


$$V_{IH,EN} = V_{IN} \times \frac{R_{EN2}}{R_{EN1} + R_{EN2}} \quad (1)$$

Where:

$V_{IH,EN}$ = the rising threshold of the EN pin (see [Electrical Characteristics](#) table)

V_{IN} = the input voltage being monitored (this could be V_{IN} , V_{BIAS} , or an external power supply)

R_{EN1} , R_{EN2} = resistor divider values



Feature Description (continued)

9.3.2 Voltage Monitoring (SNS pin)

The SNS pin of the device can be used to monitor the output voltage of the device or another voltage rail. The pin can be configured with an external resistor divider to set the desired trip point for the voltage being monitored or be tied to OUT directly. If the voltage on the SNS pin exceeds $V_{IH,SNS}$, the voltage being monitored on the SNS pin is considered to be valid high. The voltage on the SNS pin must be greater than $V_{IH,SNS}$ for at least t_{BLANK} before PG is asserted high. If the voltage on the SNS pin goes below $V_{IL,SNS}$, then the switch will power cycle (i.e., the switch will be disabled and re-enabled). For proper functionality of the device, this pin must not be left floating. If a resistor divider is not being used for voltage sensing, this pin can be tied directly to V_{OUT} .

The SNS pin has a blanking time of t_{BLANK} on the rising edge once the $V_{IH,SNS}$ threshold has been exceeded. It has a de-glitch time of $t_{DEGLITCH}$ when the voltage has gone below $V_{IL,SNS}$.

Refer to the equation and diagram below on how to configure the SNS pin for voltage monitoring.


$$V_{IH,SNS} = V_{OUT} \times \frac{R_{SNS2}}{R_{SNS1} + R_{SNS2}} \quad (2)$$

Where:

$V_{IH,SNS}$ = the rising threshold of the SNS pin (see [Electrical Characteristics](#) table)

V_{OUT} = voltage on the OUTpin

R_{SNS1} , R_{SNS2} = resistor divider values



Feature Description (continued)

9.3.3 Power Good (PG Pin)

The PG pin is only asserted high when the voltage on EN has exceeded $V_{IH,EN}$ and the voltage on SNS has exceeded $V_{IH,SNS}$. There is a t_{BLANK} time, typically 100 μ s, between the SNS voltage exceeding $V_{IH,SNS}$ and PG being asserted high. If the voltage on EN goes below $V_{IL,EN}$ or the voltage on SNS goes below $V_{IL,SNS}$, PG will be de-asserted. There is a $t_{DEGLITCH}$ time, typically 5 μ s, between the EN voltage or SNS voltage going below their respective V_{IL} levels and PG being pulled low.

PG is an open drain pin and must be pulled up with a pull-up resistor. Be sure to never exceed the maximum operating voltage on this pin. If PG is not being used in the application, tie it to GND for proper device functionality.

For proper PG operation, the BIAS voltage should be within the recommended operating range. In systems that are very sensitive to noise or have long PG traces, it is recommended to add a small capacitance from PG to GND for decoupling.

9.3.4 Supervisor Fault Detection and Automatic Restart

The falling edge of the SNS pin below $V_{IL,SNS}$ is considered a fault case and will cause the load switch to be disabled for $t_{RESTART}$ (typically 2 ms). After the $t_{RESTART}$ time, the switch will be automatically re-enabled as long as EN is still above $V_{IH,EN}$. In the case the SNS pin is being used to monitor V_{OUT} or a downstream voltage, the restart will help to protect against excessive over-current if there is a quick short to GND.




Figure 53. Automatic Restart after Quick Short to GND

Feature Description (continued)

9.3.5 Manual Restart

The falling edge of the SNS pin below $V_{IL,SNS}$ is considered a fault case and will cause the load switch to be disabled for $t_{RESTART}$ (typically 2 ms). The SNS pin can be driven by an MCU to manually reset the load switch. After the $t_{RESTART}$ time, the switch will be automatically re-enabled as long as EN is still above $V_{IH,EN}$, even if SNS is held low. The PG pin will stay low until the switch is re-enabled and the SNS pin rises above $V_{IH,SNS}$.




Figure 54. Manual Restart (SNS Held Low)

If the SNS pin is brought above $V_{IH,SNS}$ within the $t_{RESTART}$ time, the switch will still wait to re-enable. The PG pin will also stay low until t_{BLANK} after switch is re-enabled. In this case, PG will indicate when the switch is enabled and capable of being reset again.




Figure 55. Manual Restart (SNS Toggled Low to High)

Feature Description (continued)

9.3.6 Thermal Shutdown

If the junction temperature of the device exceeds T_{SD} , the switch will be disabled. The device will be enabled once the junction temperature drops by TSD_{HYS} as long as EN is still greater than $V_{IH,EN}$.

9.3.7 Reverse Current Blocking (TPS22953 Only)

When the switch is disabled (either by de-asserting EN or SNS, triggering thermal shutdown, or losing power), the reverse current blocking (RCB) feature of the device is engaged within t_{RCB} , typically 10 μ s. Once the RCB is engaged, the reverse current from the OUT pin to the IN pin will be limited to $I_{RCB,IN}$, typically 0.01 μ A.

9.3.8 Quick Output Discharge (QOD) (TPS22954 Only)

The quick output discharge (QOD) transistor is engaged indefinitely whenever the switch is disabled and the recommended V_{BIAS} voltage is met. During this state, the QOD resistance (R_{PD}) will discharge V_{OUT} to GND. It is not recommended to apply a continuous DC voltage to OUT when the device is disabled.

The QOD transistor can remain active for a short period of time even after V_{BIAS} loses power. This brief period of time is defined as t_{DIS} . For best results, it is recommended the device get disabled before V_{BIAS} goes below the minimum recommended voltage. The waveform below shows the behaviour when power is applied and then removed in a typical application.




Figure 56. Power Applied and then Removed in a Typical Application

At the end of the t_{DIS} time, it is not guaranteed that V_{OUT} will be 0V since the final voltage will be dependent upon the initial voltage and the C_L capacitor. The final V_{OUT} can be calculated with the following formula for a given initial voltage and C_L capacitor.

$$V_f = V_o \times e^{\frac{-t}{RC}} \quad (3)$$

Where:

V_f = final V_{OUT} voltage

V_o = initial V_{OUT} voltage

R = the value of the output discharge resistor, R_{PD} (see [Electrical Characteristics](#) table)

C = the output bulk capacitance on OUT

Feature Description (continued)

9.3.9 V_{IN} and V_{BIAS} Voltage Range

For optimal R_{ON} performance, make sure $V_{IN} \leq V_{BIAS}$. The device will still be functional if $V_{IN} > V_{BIAS}$ but it will exhibit R_{ON} greater than what is listed in the [Electrical Characteristics](#) table. See [Figure 53](#) for an example of a typical device. Notice the increasing R_{ON} as V_{IN} increases. Be sure to never exceed the maximum voltage rating for V_{IN} and V_{BIAS} .




Figure 57. R_{ON} When $V_{IN} > V_{BIAS}$

9.3.10 Adjustable Rise Time (CT pin)

A capacitor to GND on the CT pin sets the slew rate for V_{OUT} . An appropriate capacitance value should be placed on CT such that the I_{MAX} and I_{PLS} specifications of the device are not violated. The capacitor to GND on the CT pin should be rated for 25 V or higher. An approximate formula for the relationship between CT (except for CT = open) and the slew rate for any V_{BIAS} is:

$$SR = 0.35 \times CT + 20$$

where

- SR = slew rate (in $\mu\text{s/V}$)
- CT = the capacitance value on the CT terminal (in pF)
- The units for the constant 20 are $\mu\text{s/V}$.
- The units for the constant 0.35 are $\mu\text{s}/(\text{V} \cdot \text{pF})$. (4)

Rise time can be calculated by multiplying the input voltage (typically 10% to 90%) by the slew rate. The table below contains rise time values measured on a typical device.

CTx (pF)	RISE TIME (μs) 10%–90%, $C_L = 0.1 \mu\text{F}$, $V_{BIAS} = 2.5 \text{ V to } 5.7 \text{ V}$, $R_L = 10 \Omega$ LOAD. TYPICAL VALUES AT 25°C, 25 V X7R 10% CERAMIC CAP					
	5 V	3.3 V	1.8 V	1.5 V	1.2 V	0.7 V
Open	140	98	62	54	46	32
220	444	301	175	150	124	81
470	767	518	299	255	210	133
1000	1492	994	562	474	387	245
2200	3105	2050	1151	961	787	490
4700	6420	4246	2365	1980	1612	998
10000	14059	9339	5183	4331	3533	2197

9.4 Device Functional Modes

The following Table describes what the OUT pin will be connected to for a particular device as determined by the EN pin.

EN	TPS22953	TPS22954
L	OPEN	R _{PD} to GND
H	IN	IN

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

This section will highlight some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available on www.ti.com for further aid.

10.1.1 Input to Output Voltage Drop

The input to output voltage drop in the device is determined by the R_{ON} of the device and the load current. The R_{ON} of the device depends upon the V_{IN} and V_{BIAS} conditions of the device. Refer to the R_{ON} specification of the device in the [Electrical Characteristics](#) table of this datasheet. Once the R_{ON} of the device is determined based upon the V_{IN} and V_{BIAS} voltage conditions, use [Equation 5](#) to calculate the input to output voltage drop:

$$\Delta V = I_{LOAD} \times R_{ON} \quad (5)$$

Where:

ΔV = voltage drop from IN to OUT

I_{LOAD} = load current

R_{ON} = On-Resistance of the device for a specific V_{IN} and V_{BIAS}

An appropriate I_{LOAD} must be chosen such that the I_{MAX} specification of the device is not violated.

10.1.2 Thermal Considerations

The maximum IC junction temperature should be restricted to just under the thermal shutdown (T_{SD}) limit of the device. To calculate the maximum allowable dissipation, P_{D(max)} for a given output current and ambient temperature, use [Equation 6](#).

$$P_{D(max)} = \frac{T_{J(max)} - T_A}{\theta_{JA}} \quad (6)$$

Where:

P_{D(max)} = maximum allowable power dissipation

T_{J(max)} = maximum allowable junction temperature before hitting thermal shutdown (see [Electrical Characteristics](#) table)

T_A = ambient temperature of the device

θ_{JA} = junction to air thermal impedance. See [Thermal Information](#) section. This parameter is highly dependent upon board layout.

Application Information (continued)

10.1.3 Automatic Power Sequencing

The PG pin of the TPS22953/54 allows for automatic sequencing of multiple system rails or loads. The accurate SNS voltage monitoring will ensure the first rail is up before the next starts to turn on. This approach provides robust system sequencing and reduces the total inrush current by preventing overlap. The example shows how two rails can be sequenced. There is no limit to the number of rails that can be sequenced in this way




Figure 58. Power Sequencing with PG Control Schematic

Application Information (continued)

10.1.4 Monitoring a Downstream Voltage

The SNS pin can be used to monitor other system voltages in addition to V_{OUT} . The status of the monitored voltage will be indicated by the PG pin which can be pulled up to V_{OUT} or another voltage. The figure below shows an example of the TPS22953/54 monitoring the output of a downstream DC/DC regulator. In this case, the switch will turn on when the power supply is above the UVLO, but the PG will not be asserted until the DC/DC regulator has started up.




Figure 59. Monitoring a Downstream Voltage Schematic

In this application, if the DC/DC Regulator is shut down, the supervisor will register this as a fault case and reset the load switch.

10.1.5 Monitoring the Input Voltage

The SNS pin can also be used to monitor V_{IN} in the case a MCU GPIO is being used to control the EN. This will allow PG to report on the status of the input voltage when the switch is enabled.




Figure 60. Monitoring The Input Voltage Schematic

Application Information (continued)

10.1.6 Break-Before-Make Power MUX (TPS22953 Only)

The reverse current blocking feature of the TPS22953 makes it suitable for power multiplexing (MUXing) between two power supplies with different voltages. The SNS and PG pin can be configured to implement break-before-make logic. The circuit below shows how the detection of Power Supply 1 can be used to disable the load switch for Power Supply 2. By tying the SNS of Load Switch 1 directly to the input, its PG pin will be pulled up as soon as the device is enabled.




Figure 61. Break-Before-Make Power MUX Schematic

The break-before-make logic will ensure that Power Supply 2 is completely disconnected before Power Supply 1 is connected. This approach will provide very robust reverse current blocking. However, in most cases, this will also result in a dip in the output voltage when switching between supplies.

The amount of voltage dip will depend on the loading, the output capacitance, and the turn on delay of the load switch. In this application, leaving the CT pin open will result in the shortest turn on delay and minimize the output voltage dip.

Table 1 summarizes the logic of the PG Signal for Figure 61.

Table 1. Break-Before-Make PG Signal

PG Signal	Indication
H	Power supply 1 not present. System powered from power supply 2.
L	Power supply 1 present. System powered from power supply 1.

10.1.7 Make-Before-Break Power MUX (TPS22953 Only)

The reverse current blocking feature of the TPS22953 makes it suitable for power multiplexing (MUXing) between two power supplies with different voltages. The SNS and PG pin can be configured to implement make-before-break logic. The circuit below shows how the detection of Load Switch 1 turning on can be used to disable the load switch for Power Supply 2. By tying SNS to the Load, the PG will be pulled up when the output voltage starts to rise. This will disable an active low load switch such as the TPS22910A.




Figure 62. Make-Before-Break Power MUX Schematic

The make-before-break logic will ensure that Power Supply 2 is not disconnected until Power Supply 1 is connected. Unlike break-before-make logic, this approach is ideal for preventing voltage dip on the output when switching between supplies. However, in most cases, this will also result in temporary reverse current flow.

The TPS22910A is well suited for this application because it can detect and block reverse current even before it is disabled by the TPS22953 PG signal. Also, the active low enable of the TPS22910A eliminates the need for an inverter as shown in the previous example.

In order to ensure correct logic, the SNS pin should be configured to toggle PG when the load voltage is between the two supply voltages (3.6 V to 4.5 V). The SNS resistor values in [Figure 62](#) are assuming a tolerance of $\pm 1\%$ or better.

[Table 2](#) summarizes the logic of the PG Signal for [Figure 62](#).

Table 2. Make-Before-Break PG Signal

PG Signal	Indication
H	Power supply 1 present. System powered from power supply 1.
L	Power supply 1 not present. System powered from power supply 2.

10.2 Typical Application

This application demonstrates how the TPS22953/54 can be used to limit inrush current to output capacitance.




Figure 63. Powering a Downstream Module Schematic

10.2.1 Design Requirements

For this design example, use the following as the input parameters.

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V_{IN}	3.3 V
V_{BIAS}	5.0 V
C_L	47 μ F
Maximum Acceptable Inrush Current	150 mA
R_L	None

10.2.2 Detailed Design Procedure

To begin the design process, the designer needs to know the following:

- Input voltage
- BIAS voltage
- Load current
- Load capacitance
- Maximum acceptable inrush current

10.2.2.1 Inrush Current

To determine how much inrush current will be caused by the C_L capacitor, use Equation 7:

$$I_{INRUSH} = C_L \times \frac{dV_{OUT}}{dt} \quad (7)$$

Where:

I_{INRUSH} = amount of inrush caused by C_L

C_L = the load capacitance on V_{OUT}

dt = V_{OUT} Rise Time (typically 10% to 90%)

dV_{OUT} = Change in V_{OUT} Voltage (typically 10% to 90%)

In this case, a Slew Rate slower than 314 μ s/V will be required to meet the maximum acceptable inrush requirement. Equation 4 can be used to estimate the CT capacitance required for this slew rate.

$$314 \mu\text{s/V} = 0.35 \times CT + 20 \quad (8)$$

$$CT = 840 \text{ pF} \quad (9)$$

10.2.3 Application Curves

The following Application Curves show the inrush with multiple different CT values. These curves show only a CT capacitance greater than 840 pF results in the acceptable inrush current of 150 mA.




Figure 64. Inrush with CT = 0 pF




Figure 65. Inrush with CT = 220 pF




Figure 66. Inrush with CT = 470 pF




Figure 67. Inrush with CT = 1000 pF




Figure 68. Inrush with CT = 2200 pF

11 Power Supply Recommendations

The device is designed to operate from a V_{BIAS} range of 2.5 V to 5.7 V and a V_{IN} range of 0.7 V to 5.7 V. The power supply should be well regulated and placed as close to the device terminals as possible. It must be able to withstand all transient and load current steps. In most situations, using an input capacitance of 1 μ F is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input.

The requirements for larger input capacitance can be mitigated by adding additional capacitance to the CT pin. This will cause the load switch to turn on more slowly. Not only will this reduce transient inrush current, but it will also give the power supply more time to respond to the load current step.

12 Layout

12.1 Layout Guidelines

- Input and Output traces should be as short and wide as possible to accommodate for high current.
- Use vias under the exposed thermal pad for thermal relief for high current operation.
- The CT Capacitor should be placed as close as possible to the device to minimize parasitic trace capacitance. It is also recommended to cutout copper on other layers directly below CT to minimize parasitic capacitance.
- The IN terminal should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is ceramic with X5R or X7R dielectric. This capacitor should be placed as close to the device pins as possible.
- The OUT terminal should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is ceramic with X5R or X7R dielectric. This capacitor should be placed as close to the device pins as possible.
- The BIAS terminal should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is ceramic with X5R or X7R dielectric.

12.2 Layout Example




Figure 69. Recommended Board Layout

13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS22953	Click here	Click here	Click here	Click here	Click here
TPS22954	Click here	Click here	Click here	Click here	Click here

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22953DQCR	ACTIVE	WSO	DQC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	RB953	Samples
TPS22953DSQR	ACTIVE	WSO	DSQ	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZFDI	Samples
TPS22954DQCR	ACTIVE	WSO	DQC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	RB954	Samples
TPS22954DSQR	ACTIVE	WSO	DSQ	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZDKI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22953DQCR	WSO	DQC	10	3000	179.0	8.4	2.3	3.2	1.0	4.0	8.0	Q1
TPS22953DQCR	WSO	DQC	10	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22953DSQR	WSO	DSQ	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22953DSQR	WSO	DSQ	10	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22954DQCR	WSO	DQC	10	3000	179.0	8.4	2.3	3.2	1.0	4.0	8.0	Q1
TPS22954DQCR	WSO	DQC	10	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22954DSQR	WSO	DSQ	10	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS22954DSQR	WSO	DSQ	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22953DQCR	WSN	DQC	10	3000	195.0	200.0	45.0
TPS22953DQCR	WSN	DQC	10	3000	210.0	185.0	35.0
TPS22953DSQR	WSN	DSQ	10	3000	210.0	185.0	35.0
TPS22953DSQR	WSN	DSQ	10	3000	195.0	200.0	45.0
TPS22954DQCR	WSN	DQC	10	3000	195.0	200.0	45.0
TPS22954DQCR	WSN	DQC	10	3000	210.0	185.0	35.0
TPS22954DSQR	WSN	DSQ	10	3000	195.0	200.0	45.0
TPS22954DSQR	WSN	DSQ	10	3000	210.0	185.0	35.0

DSQ (S-PWSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



4209243/B 04/10

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Small Outline No-Lead (SON) package configuration.

 The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

DSQ (R-PWSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4210993/E 06/15

NOTES: A. All linear dimensions are in millimeters

DSQ (R-PWSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD




- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for solder mask tolerances.

MECHANICAL DATA

DQC (R-PWSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



4209674/A 07/08

NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.
-  The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

THERMAL PAD MECHANICAL DATA

DQC (R-PWSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4209909/D 01/14

NOTE: All linear dimensions are in millimeters

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com