
# INTEGRATED CIRCUITS



Product specification Supersedes data of 1999 Oct 20

2000 Jan 31





### PCA9559

### **FEATURES**

- •5-bit 2-to-1 multiplexer, 1-bit latch
- •6-bit internal non-volatile register
- •Internal non-volatile register programmable and readable via I<sup>2</sup>C bus
- •Override input forces all outputs to logic 0
- •5 open drain multiplexed outputs
- •1 open drain non-multiplexed (latched) output
- •5V and 2.5V tolerant inputs
- Useful for 'jumperless' configuration of PC motherboards
- •2 address pins, allowing up to 4 devices on the I<sup>2</sup>C bus

#### DESCRIPTION

The primary function of the 5-bit multiplexer, 1-bit latch is to enable system configuration.

### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER	
20-Pin Plastic TSSOP	0°C to +70°C	PCA9559 PW DH	SOT360-1	

### FUNCTIONAL DESCRIPTION

When the MUX\_SELECT signal is logic 0, the multiplexer will select the data from the non-volatile register to drive on the MUX\_OUT pins. When the MUX\_SELECT signal is logic 1, the multiplexer will select the MUX\_IN lines to drive on the MUX\_OUT pins. The MUX\_SELECT signal is also used to latch the NON\_MUXED\_OUT signal which outputs data from the non-volatile register. The NON\_MUXED\_OUT signal latch is transparent when MUX\_SELECT is in a logic 0 state, and will latch data when MUX\_SELECT is in a logic 1 state. When the active-LOW OVERRIDE# signal is set to logic 0 and the MUX\_SELECT signal is at a logic 0, all outputs will be driven to logic 0. This information is summarized in Table 1.

The Write Protect (WP) input is used to control the ability to write the contents of the 6-bit non-volatile register. If the WP signal is logic 0, the  $I^2C$  bus will be able to write the contents of the non-volatile register. If the WP signal is logic 1, data will not be allowed to be written into the non-volatile register.

The factory default for the contents of the non-volatile register are all logic 0. These stored values can be read or written using the  $I^2C$  bus (described in the next section).


The OVERRIDE#, WP, MUX\_IN, and MUX\_SELECT signals have internal pullup resistors. See the DC and AC Characteristics for hysteresis and signal spike suppression figures.

### **FUNCTION TABLE**

OVERRIDE#	MUX_SELECT	MUX_OUT OUTPUTS	NON_MUXED_OUT OUTPUT
0	0	All 0's	All 0's
0	1	MUX_IN inputs	Latched NON_MUXED_OUT <sup>1</sup>
1	0	From non- volatile register	From non-volatile register
1	1	MUX_IN inputs	From non-volatile register

NOTE:

 NON\_MUXED\_OUT state will be the value present on the output at the time of the MUX\_SELECT input transitioned from a logic 0 to a logic 1 state.



PCA9559

### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION			
1	I <sup>2</sup> C SCL	Serial I <sup>2</sup> C bus clock			
2	I <sup>2</sup> C SDA	Serial bi-directional I <sup>2</sup> C bus data			
3	A1 Address	A1			
4	A0 Address	A0			
5	MUX_IN A				
6	MUX_IN B				
7	MUX_IN C	External inputs to multiplexer			
8	MUX_IN D	]			
9	MUX_IN E				
10	GND	Ground			
11	MUX_SELECT	Selects MUX_IN inputs or register contents for MUX_OUT outputs			
12	MUX_OUT E				
13	MUX_OUT D				
14	MUX_OUT C	Open drain multiplexed outputs			
15	MUX_OUT B				
16	MUX_OUT A				
17	NON_MUXED_OUT	Open drain outputs from non-volatile memory			
18	OVERRIDE#	Forces all outputs to logic 0			
19	WP	Non-volatile register write-protect			
20	V <sub>CC</sub>	Positive voltage rail			

### I<sup>2</sup>C INTERFACE

Communicating with this device is initiated by sending a valid address on the  $I^2C$  bus. The address format (see FIgure 1) has 5 fixed bits and two user-programmable bits followed by a 1-bit read/write value which determines the direction of the data transfer.

MSB							LSB	
1	0	0	1	1	A1	A0	R/W#	
							SW00218	

### Figure 1. I<sup>2</sup>C Address Byte

Following the address and acknowledge bit are 8 data bits which, depending on the read/write bit in the address, will read data from or write data to the non-volatile register. Data will be written to the register if the read/write bit is logic 0 and the WP input is logic 0. Data will be read from the register if the bit is logic 1. The four high-order bits are latched outputs, while the four low order bits are multiplexed outputs (Figure 2).

#### NOTE:

To ensure data integrity, the non-volatile register must be internally write protected when V<sub>CC</sub> to the I<sup>2</sup>C bus is powered down or V<sub>CC</sub> to the component is dropped below normal operating levels.


0 0 Non_muxed Mux Mux Mux Mux Mux Mux Data B Data A	MS	В		 	 	LSB
		0	0			

Figure 2. I<sup>2</sup>C Data Byte

PCA9559

# 5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM

### **BLOCK DIAGRAM**



PCA9559

### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
VI	DC input voltage	Note 3	–1.5 to V <sub>CC</sub> +1.5	V
V <sub>OUT</sub>	DC output voltage	Note 3	–0.5 to V <sub>CC</sub> +0.5	V
T <sub>stg</sub>	Storage temperature range		-60 to +150	°C

NOTES:

 Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	LIN	LIMITS		
STMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT	
V <sub>CC</sub>	DC supply voltage		3.0	3.6	V	
	V <sub>IL</sub>	I <sub>OL</sub> = 3 mA	-0.5	0.9	V	
SCL, SDA	V <sub>IH</sub>	I <sub>OL</sub> = 3 mA	2.7	4.0	V	
SCL, SDA	V <sub>OL</sub>	I <sub>OL</sub> = 3 mA		0.4	V	
	V <sub>OL</sub>	I <sub>OL</sub> = 6 mA		0.6	V	
OVERRIDE#, MUX_IN,	VIL		-0.5	0.8	V	
MUX_SELECT	V <sub>IH</sub>		2.0	4.0	V	
MUX_OUT, NON_MUXED_OUT	I <sub>OL</sub>			8	mA	
MOX_001, NON_MOXED_001	I <sub>ОН</sub>			100	μΑ	
dt/dv	Input transition rise or fall time		0	10	ns/V	
T <sub>amb</sub>	Operating temperature		0	70	°C	

### DC CHARACTERISTICS

SYMBOL	DADAMETED	TEST CONDITION		UNIT		
STINBUL			MIN.	TYP.	MAX.	UNIT
Supply	-					
V <sub>CC</sub>	Supply Voltage		3		3.8	V
I <sub>CCL</sub>	Supply Current	Operating mode ALL inputs = 0 V			10	mA
I <sub>CCH</sub>	Supply Current	Operating mode ALL inputs = $V_{CC}$			600	μΑ
Input SCL:	Input/Output SDA					
V <sub>IL</sub>	Low Level Input Voltage		-0.5		0.8	V
V <sub>IH</sub>	High Level Input Voltage		2		V <sub>CC</sub> + 0.5	V
I <sub>OL</sub>	Low Level Output Current	$V_{OL} = 0.4$	3			mA
I <sub>OL</sub>	Low Level Output Current	V <sub>OL</sub> = 0.6	6			mA
IIH	Leakage Current High	$V_1 = V_{CC}$	-1.5		-12	μA
IIL	Leakage Current Low	V <sub>I</sub> = GND	-7		-32	μA
CI	Input Capacitance				10	pF
Override #,	WP, Mux_Select					
I <sub>IH</sub>	Leakage Current High	$V_{I} = V_{CC}$	-20		-100	μΑ
IIL	Leakage Current Low	V <sub>I</sub> = GND	-86		-267	μΑ
Cl	Input Capacitance				10	pF
$Mux\;A\toE$						
I <sub>IH</sub>	Leakage Current High	$V_{I} = V_{CC}$	-0.166		-0.75	mA
IIL	Leakage Current Low	V <sub>I</sub> = GND	-0.72		-2	mA
Cl	Input Capacitance				10	pF
A0, A1 Inpu	ts					
I <sub>IH</sub>	Leakage Current High	$V_{I} = V_{CC}$	-1		1	μΑ
IIL	Leakage Current Low	V <sub>I</sub> = GND	-1		1	μA
Cl	Input Capacitance				10	pF
Mux_Outpu	ts					
V <sub>OL</sub>	Low Level Output Current	(I <sub>OL</sub> = 100 μA)			0.4	V
V <sub>OL</sub>	Low Level Output Current	(I <sub>OL</sub> = 2 mA)			0.7	V
Non_Mux_0	Dutput					
V <sub>OL</sub>		(I <sub>OL</sub> = 100 μA)			0.4	V
V <sub>OL</sub>		(I <sub>OL</sub> = 2 mA)			0.7	V

### NOTES:

1.  $V_{HYS}$  is the hysteresis of Schmitt-Trigger inputs

### NON-VOLATILE STORAGE SPECIFICATIONS

PARAMETER	SPECIFICATION
Memory cell data retention	10 years min
Number of memory cell write cycles	3,000 cycles min

### PCA9559

### PCA9559


### **AC CHARACTERISTICS**


SVMBOI			LIMITS		
STMBOL	SYMBOL PARAMETER		TYP.	MAX.	
$MUX_in \Rightarrow MUX_i$	out				
T <sub>plh</sub>			28	37	nS
T <sub>phl</sub>			16	21	nS
${\sf Select} \Rightarrow {\sf MUX_o}$	ut				
T <sub>plh</sub>			30	39	nS
T <sub>phl</sub>			17	22	nS
$Override \Rightarrow Non \cdot$	MUX_out		•	•	•
T <sub>plh</sub>			34	43	nS
T <sub>phl</sub>			19	25	nS
$Override \Rightarrow MUX$	_out		•	•	-
T <sub>plh</sub>			31	41	nS
T <sub>phl</sub>			21	27	nS
T <sub>R</sub>	Output rise time	1.0		3	ns/V
T <sub>F</sub>	Output fall time	1.0		3	ns/V
P <sub>F</sub>	Pull-up resistor for outputs	1.0		1	ns/V
CL	Test load capacitance on outputs			1	pF
<sup>2</sup> C Bus				•	•
t <sub>SCL</sub>	SCL clock frequency	10		400	kHz
t <sub>BUF</sub>	Bus free time between a STOP and a START condition	1.3			μs
t <sub>HD:STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated	600			ns
t <sub>LOW</sub>	LOW period of SCL clock	1.3			μs
t <sub>HIGH</sub>	HIGH period of SCL clock	600		-12	ns
t <sub>SU:STA</sub>	Set-up time for a repeated START condition	600		-32	ns
t <sub>HD:DAT</sub>	Data hold time	0		10	ns
t <sub>SU:DAT</sub>	Data set-up time	100		-100	ns
t <sub>SP</sub>	Data spike time	0		50	ns
t <sub>SU:STO</sub>	Set-up time for STOP condition	600		10	ns
t <sub>R</sub>	Rise time for both SDA and SCL signals (10 – 400 pF bus)	20		300	ns
t <sub>l</sub>	Fall time for both SDA and SCL signals (10 – 400 pF bus)	20		300	ns
CL	Capacitive load for each bus line			400	pF
T <sub>W</sub>	Write cycle time <sup>1</sup>		15		mS

### NOTE:


1. WRITE CYCLE time can only be measured indirectly during the write cycle. During this time, the device will not acknowledge its I<sup>2</sup>C Address.

### PCA9559






Waveform 1. Open drain output enable and disable times



- $R_L$  = Load resistor; 1 k $\Omega$
- $C_L = Load$  capacitance includes jig and probe capacitance; 10 pF
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

SW00510

### PCA9559



2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1550E DATE
SOT360-1		MO-153AC			<del>-93-06-16</del> 95-02-04

PCA9559

# 5-bit multiplexed/1-bit latched 6-bit I<sup>2</sup>C EEPROM



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

### Data sheet status

Data sheet status	Product status	Definition <sup>[1]</sup>
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

### Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

**Philips Semiconductors** 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

Date of release: 01-00

Document order number:

9397 750 06833







×	
ties to tripique filenteacroburbary forme pages	Select & Go
	×
Catalog by Function	PCA9559; 5-bit multiplexed/1-bit latched 6-bit I2C EEPROM

- Description Features Datasheet • Products, packages, availability and ordering • Find similar products

#### Catalog by System

□Clocks and Watches

Data communications

Microcontrollers

□Standard analog

Peripherals

□Video

<sup>O</sup>Automotive

Consumer Multimedia Systems

□Wired communications □Wireless communications

- □ Communications
- PC/PC-peripherals

Cross reference

Models

- Packages
- Application notes

Selection guides

Other technical documentation

End of Life information

Datahandbook system

**Relevant Links** □ About catalog tree □ About search □About this site □Subscribe to eNews □Catalog & Datasheets Search

#### PCA9559 PCA9559

# Description The primary function of the 5-bit multiplexer, 1-bit latch is to enable system configuration. • 5-bit 2-to-1 multiplexer, 1-bit latch • 6-bit internal non-volatile register • Internal non-volatile register programmable and readable via I<sup>2</sup>C bus • Override input forces all outputs to logic 0

- 5 open drain multiplexed outputs
- 1 open drain non-multiplexed (latched) output
- 5V and 2.5V tolerant inputs
- Useful for 'jumperless' configuration of PC motherboards
- 2 address pins, allowing up to 4 devices on the I<sup>2</sup>C bus

### Datasheet

Features

		Publication		Page	File size	
Type nr.	Title	release date	Datasheet status	count	(kB)	Datasheet
PCA9559	5-bit multiplexed/1-bit latched 6-bit I2C EEPROM	31-Jan-00	Product Specification	10	101	Download

Information as of 2000-08-24



#### To be kept informed on PCA9559, subscribe to eNews.

Partnumber	North American Partnumber	<u>Order code</u> (12nc)	marking/packing	<u>package</u>	device status	<u>buy online</u>	
PCA9559PW		9352 653 06112	Standard Marking * Tube	<u>SOT360</u>	Full production		
		9352 653 06118	Standard Marking * Reel Pack, SMD, 13"	<u>SOT360</u>	Full production		1

### Find similar products:

PCA9559 links to the similar products page containing an overview of products that are similar in function or related to the part number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

Copyright © 2000 Royal Philips Electronics All rights reserved. Terms and conditions.