DISCRETE SEMICONDUCTORS

DATA SHEET

PDTA115E series PNP resistor-equipped transistors; R1 = 100 kΩ, R2 = 100 kΩ

Product specification Supersedes data of 2004 May 05 2004 Jul 30





Philips Semiconductors

PNP resistor-equipped transistors; R1 = 100 k Ω , R2 = 100 k Ω

PDTA115E series

FEATURES

- Built-in bias resistors
- · Simplified circuit design
- Reduction of component count
- Reduced pick and place costs.

APPLICATIONS

- · General purpose switching and amplification
- · Inverter and interface circuits
- · Circuit driver.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
V _{CEO}	collector-emitter voltage	_	-50	V
Io	output current (DC)	_	-20	mA
R1	bias resistor	100	_	kΩ
R2	bias resistor	100	_	kΩ

DESCRIPTION

PNP resistor-equipped transistor (see "Simplified outline, symbol and pinning" for package details).

PRODUCT OVERVIEW

TYPE NUMBER	PACE	KAGE	MARKING CODE	NPN COMPLEMENT
I TPE NUMBER	PHILIPS	EIAJ	MARKING CODE	NPN COMPLEMENT
PDTA115EE	SOT416	SC-75	5E	PDTC115EE
PDTA115EEF	SOT490	SC-89	6B	PDTC115EEF
PDTA115EK	SOT346 SC-59		62	PDTC115EK
PDTA115EM	SOT883	SC-101	F6	PDTC115EM
PDTA115ES	SOT54 (TO-92)	SC-43	TA115E	PDTC115ES
PDTA115ET	SOT23	_	*AB ⁽¹⁾	PDTC115ET
PDTA115EU	SOT323	SC-70	*7C ⁽¹⁾	PDTC115EU

Note

^{1. * =} p: Made in Hong Kong.

^{* =} t: Made in Malaysia.

^{* =} W: Made in China.

PNP resistor-equipped transistors; R1 = 100 k Ω , R2 = 100 k Ω

PDTA115E series

SIMPLIFIED OUTLINE, SYMBOL AND PINNING

TYPE NUMBER	CIMPLIFIED OUTLINE AND CYMPOL		PINNING
TYPE NUMBER	SIMPLIFIED OUTLINE AND SYMBOL	PIN	DESCRIPTION
PDTA115ES	1 R1 R2 R2 R2 R2 R2	1 2 3	base collector emitter
PDTA115EE PDTA115EEF PDTA115EK PDTA115ET PDTA115EU	3 1 R1 R2 2 Top view MDB271	1 2 3	base emitter collector
PDTA115EM	2 R1 3 Bottom view 3 MDB267	1 2 3	base emitter collector

PNP resistor-equipped transistors; R1 = 100 k Ω , R2 = 100 k Ω

PDTA115E series

ORDERING INFORMATION

TYPE NUMBER	PACKAGE							
I TPE NUMBER	NAME	DESCRIPTION	VERSION					
PDTA115EE	_	plastic surface mounted package; 3 leads	SOT416					
PDTA115EEF	_	plastic surface mounted package; 3 leads	SOT490					
PDTA115EK	 plastic surface mounted package; 3 leads 		SOT346					
PDTA115EM	_	leadless ultra small plastic package; 3 solder lands; body $1.0 \times 0.6 \times 0.5 \text{ mm}$	SOT883					
PDTA115ES	_	plastic single-ended leaded (through hole) package; 3 leads	SOT54					
PDTA115ET	_	plastic surface mounted package; 3 leads	SOT23					
PDTA115EU	-	plastic surface mounted package; 3 leads	SOT323					

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CBO}	collector-base voltage	open emitter	_	-50	V
V _{CEO}	collector-emitter voltage	open base	_	-50	V
V _{EBO}	emitter-base voltage	open collector	_	-10	V
VI	input voltage				
	positive		_	+10	V
	negative		_	-40	V
Io	output current (DC)		_	-20	mA
I _{CM}	peak collector current		_	-100	mA
P _{tot}	total power dissipation	T _{amb} ≤ 25 °C			
	SOT23	note 1	_	250	mW
	SOT54	note 1	_	500	mW
	SOT323	note 1	_	200	mW
	SOT346	note 1	_	250	mW
	SOT416	note 1	_	150	mW
	SOT490	notes 1 and 2	_	250	mW
	SOT883	notes 2 and 3	_	250	mW
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature		_	150	°C
T _{amb}	operating ambient temperature		-65	+150	°C

Notes

- 1. Refer to standard mounting conditions.
- 2. Reflow soldering is the only recommended soldering method.
- 3. Refer to SOT883 standard mounting conditions; FR4 with 60 μm copper strip line.

PNP resistor-equipped transistors; R1 = 100 k Ω , R2 = 100 k Ω

PDTA115E series

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient	T _{amb} ≤ 25 °C		
	SOT23	note 1	500	K/W
	SOT54	note 1	250	K/W
	SOT323	note 1	625	K/W
	SOT346	note 1	500	K/W
	SOT416	note 1	833	K/W
	SOT490	notes 1 and 2	500	K/W
	SOT883	notes 2 and 3	500	K/W

Notes

- 1. Refer to standard mounting conditions.
- 2. Reflow soldering is the only recommended soldering method.
- 3. Refer to SOT883 standard mounting conditions; FR4 with 60 μm copper strip line.

CHARACTERISTICS

 T_{amb} = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{CBO}	collector-base cut-off current	$V_{CB} = -50 \text{ V}; I_E = 0 \text{ A}$	_	_	-100	nA
I _{CEO}	collector-emitter cut-off current	$V_{CE} = -30 \text{ V}; I_{B} = 0 \text{ A}$	_	_	-1	μΑ
		$V_{CE} = -30 \text{ V; } I_{B} = 0 \text{ A;}$ $T_{j} = 150 \text{ °C}$		_	-50	μΑ
I _{EBO}	I_{EBO} emitter-base cut-off current $V_{EB} = -5 \text{ V}; I_C = 0 \text{ A}$					μΑ
h _{FE}	DC current gain	$V_{CE} = -5 \text{ V}; I_{C} = -5 \text{ mA}$	80	_	_	
V _{CEsat}	collector-emitter saturation voltage	$I_C = -5 \text{ mA}; I_B = -0.25 \text{ mA}$	_	_	-150	mV
$V_{i(off)}$	input-off voltage	$I_C = -100 \mu A; V_{CE} = -5 V$	_	-1.2	-0.5	V
$V_{i(on)}$	input-on voltage	$I_C = -1 \text{ mA}; V_{CE} = -0.3 \text{ V}$	-3	-1.6	_	V
R1	input resistor		70	100	130	kΩ
R2 R1	resistor ratio		0.8	1	1.2	
C _c	collector capacitance	$I_E = I_e = 0 \text{ A}; V_{CB} = -10 \text{ V};$ f = 1 MHz	_	_	3	pF


PNP resistor-equipped transistors; $R1 = 100 \text{ k}\Omega$, $R2 = 100 \text{ k}\Omega$

PDTA115E series

PACKAGE OUTLINES

Plastic surface mounted package; 3 leads

SOT416



OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT416			SC-75			97-02-28	

0.2

0.2

1

0.5

2004 Jul 30 6


0.10

PNP resistor-equipped transistors; R1 = 100 k Ω , R2 = 100 k Ω

PDTA115E series

Plastic surface mounted package; 3 leads

SOT490




VERSION IEC JEDEC EIAJ PROJECTION	OUTLINE		REFER	EUROPEAN	ISSUE DATE			
	VERSION	IEC	JEDEC			PROJECTION	ISSUE DATE	
	SOT490			SC-89			98-10-23	

PNP resistor-equipped transistors; R1 = 100 k Ω , R2 = 100 k Ω

PDTA115E series

Plastic surface mounted package; 3 leads

SOT346



OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT346		TO-236	SC-59			98-07-17	

2004 Jul 30 8

1.0

0.013


0.35

PNP resistor-equipped transistors; R1 = 100 k Ω , R2 = 100 k Ω

PDTA115E series

Leadless ultra small plastic package; 3 solder lands; body 1.0 x 0.6 x 0.5 mm

SOT883




OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT883			SC-101			03-02-05 03-04-03	

PNP resistor-equipped transistors; R1 = 100 k Ω , R2 = 100 k Ω

PDTA115E series

Plastic single-ended leaded (through hole) package; 3 leads

SOT54



UNIT	A	b	b ₁	С	D	d	E	е	e ₁	L	L ₁ ⁽¹⁾ max.	
mm	5.2 5.0	0.48 0.40	0.66 0.55	0.45 0.38	4.8 4.4	1.7 1.4	4.2 3.6	2.54	1.27	14.5 12.7	2.5	

Note

1. Terminal dimensions within this zone are uncontrolled to allow for flow of plastic and terminal irregularities.


OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT54		TO-92	SC-43A			97-02-28 04-06-28

PNP resistor-equipped transistors; R1 = 100 k Ω , R2 = 100 k Ω

PDTA115E series

Plastic surface mounted package; 3 leads

SOT23




OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT23		TO-236AB				-97-02-28- 99-09-13

PNP resistor-equipped transistors; R1 = 100 k Ω , R2 = 100 k Ω

PDTA115E series

Plastic surface mounted package; 3 leads

SOT323



OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT323			SC-70			97-02-28

PNP resistor-equipped transistors; R1 = 100 k Ω , R2 = 100 k Ω

PDTA115E series

DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS(2)(3)	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2004

SCA76

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

R75/03/pp14

Date of release: 2004 Jul 30

Document order number: 9397 750 13648

Let's make things better.

Philips Semiconductors



