


QD48T018033

36-75 Vdc Input, 15A, 1.8 Vdc and 15A, 3.3 Vdc Output

Data Sheet

The **QD48T018033** dual output through-hole mounted DC/DC converter offers unprecedented performance in a quarter brick package by providing two independently regulated high current outputs. This is accomplished by the use of patent pending circuit and packaging techniques to achieve ultra-high efficiency, excellent thermal performance and a very low body profile.

In telecommunications applications the **QD48** converters provide up to 15 A per channel simultaneously – 30 A total – with thermal performance far exceeding existing dual quarter bricks and comparable to dual half-bricks. Low body profile and the preclusion of heatsinks minimize airflow shadowing, thus enhancing cooling for downstream devices. The use of 100% surface-mount technologies for assembly, coupled with di/dt's advanced electric and thermal circuitry and packaging, results in a product with extremely high quality and reliability.



QD48T018033 Converter

Features

- Delivers up to 15 A simultaneously on 1.8 Vdc and 3.3 Vdc outputs
- Can replace two single output quarter-bricks
- Minimal cross-channel interference
- High efficiency: 87% @ 2x15 A, 87.5% @ 2x7.5 A
- Starts-up into pre-biased output
- No minimum load required
- No heatsink required
- Lowest profile in industry: 0.28" [7.2 mm]
- Lowest weight in industry: 1 oz [28 g] typical
- Industry-standard footprint: 1.45" x 2.30"
- Industry-standard pinout
- Meets Basic Insulation Requirements of EN60950
- Withstands 100 V input transient for 100ms
- On-board LC input filter
- Fixed frequency operation
- Fully protected
- Output voltage trim range: $\pm 10\%$ for both outputs
- Trim resistor via industry-standard equations
- High reliability: MTBF 2.6 million hours, calculated per Telcordia TR-332, Method I Case 1
- Positive or negative logic ON/OFF option
- UL 60950 recognized in U.S. & Canada, and DEMKO certified per IEC/EN 60950 (pending)
- Meets conducted emissions requirements of FCC Class B and EN55022 Class B with external filter
- All materials meet UL94, V-0 flammability rating




Fig. 1: Available output power vs. ambient air temperature and airflow rates for QD48T018033 converter mounted vertically with air flowing from pin 3 to pin 1, MOSFET temperature $\leq 120^{\circ}\text{C}$, $V_{in} = 48\text{ V}$ and balanced load on both outputs ($I_{out1} = I_{out2}$).

Applications

- Telecommunications
- Datacommunications
- Wireless
- Servers

QD48T018033 36-75 Vdc Input, 1.8 Vdc and 3.3 Vdc Output**Data Sheet****Electrical Specifications**

Conditions: $T_A=25^{\circ}\text{C}$, Airflow=300 LFM (1.5 m/s), $V_{in}=48\text{ Vdc}$, unless otherwise specified.

PARAMETER		NOTES	MIN	TYP	MAX	UNITS
ABSOLUTE MAXIMUM RATINGS						
Input Voltage		Continuous	0		80	Vdc
Operating Ambient Temperature			-40		85	$^{\circ}\text{C}$
Storage Temperature			-55		125	$^{\circ}\text{C}$
INPUT CHARACTERISTICS						
Operating Input Voltage Range			36	48	75	Vdc
Input Under Voltage Lockout		Non-latching				
Turn-on Threshold			33	34	35	Vdc
Turn-off Threshold			31	32	33	Vdc
Transient Withstand (Susceptibility)		Transient duration: 100 ms			100	V
OUTPUT CHARACTERISTICS						
External Load Capacitance:	1.8 V	Plus full load (resistive)			10,000	μF
	3.3 V	Plus full load (resistive)			10,000	μF
Output Current Range:	1.8 V	At nominal output voltage 1.8 V	0		15	Adc
	3.3 V	At nominal output voltage 3.3 V	0		15	Adc
Current Limit Inception:	1.8 V	Non-latching	17	18.5	20	Adc
	3.3 V	Non-latching	17	18.5	20	Adc
Peak Short-Circuit Current:	1.8 V	Non-latching. Short = 10 m Ω .		20	30	A
	3.3 V	Non-latching. Short = 10 m Ω .		20	30	A
RMS Short-Circuit Current:	1.8 V	Non-latching			4	Arms
	3.3 V	Non-latching			4	Arms
ISOLATION CHARACTERISTICS						
I/O Isolation			2000			Vdc
Isolation Capacitance				1.3		nF
Isolation Resistance			10			M Ω
FEATURE CHARACTERISTICS						
Switching Frequency				435		kHz
Output Voltage Trim Range ¹	1.8 V	See section: Output Voltage Adjust/TRIM	-10		+10	%
	3.3 V	Simultaneous with 1.8 V output	-10		+10	%
Output Over-Voltage Protection	1.8 V	Non-latching	2.1	2.25	2.34	V
	3.3 V	Non-latching	3.85	4.125	4.25	V
Over-Temperature Shutdown (PCB)		Non-latching		120		$^{\circ}\text{C}$
Auto-Restart Period		Applies to all protection features		100		ms
Turn-On Time	3.3 V	1.8 V tracks 3.3 V		3		ms
ON/OFF Control (Positive Logic)						
Converter Off			-20		0.8	Vdc
Converter On			2.4		20	Vdc
ON/OFF Control (Negative Logic)						
Converter Off			2.4		20	Vdc
Converter On			-20		0.8	Vdc

Additional Notes:

1. Vout1 and Vout2 can be simultaneously increased or decreased up to 10% via the Trim function. When trimming up, in order not to exceed the converter's maximum allowable output power capability equal to the product of the nominal output voltage and the allowable output current for the given conditions, the designer must, if necessary, decrease the maximum current (originally obtained from the derating curves) by the same percentage to ensure the converter's actual output power remains at or below the maximum allowable output power.

QD48T018033 36-75 Vdc Input, 1.8 Vdc and 3.3 Vdc Output

Data Sheet

Electrical Specifications (continued)

Conditions: $T_A=25^{\circ}\text{C}$, Airflow=300 LFM (1.5 m/s), $V_{in}=48\text{ Vdc}$, unless otherwise specified.

PARAMETER	NOTES	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
Maximum Input Current	1.8Vdc @ 15 Adc, 3.3 Vdc @ 15 Adc, $V_{in} = 36\text{ V}$			2.5	Adc
Input Stand-by Current	$V_{in} = 48\text{ V}$, converter disabled		2.6		mAdc
Input No Load Current (0 load on both outputs)	$V_{in} = 48\text{ V}$, converter enabled		58		mAdc
Input Reflected-Ripple Current	See Figure 37 - 25MHz bandwidth		6		$\text{mA}_{\text{PK-PK}}$
Input Voltage Ripple Rejection	120Hz		TBD		dB
OUTPUT CHARACTERISTICS					
Output Voltage Set Point (no load)	1.8 V -40°C to 85°C	1.782	1.800	1.818	Vdc
	3.3 V -40°C to 85°C	3.267	3.300	3.333	Vdc
Output Regulation: Over Line	1.8 V		±2		mV
	3.3 V		±2		mV
Over Load ²	1.8 V		-10		mV
	3.3 V		-10		mV
Cross Regulation ³	1.8 V For Iout2 (3.3 V) change from 0 to 15 A		-5		mV
	3.3 V For Iout1 (1.8 V) change from 0 to 15 A		-5		mV
Output Voltage Range	1.8 V Over line, load and cross regulation	1.764		1.836	Vdc
	3.3 V Over line, load and cross regulation	3.234		3.366	Vdc
Output Ripple and Noise - 25MHz BW	1.8 V Full load + 1 μF ceramic		20	30	$\text{mV}_{\text{PK-PK}}$
	3.3 V Full load + 1 μF ceramic		25	40	$\text{mV}_{\text{PK-PK}}$
DYNAMIC RESPONSE					
Load Change: 50% to 75% to 50%	$\Delta I_{out} = 25\%$ of IoutMax				
di/dt = 0.1 A/ μS	1.8 V Co = 10 μF tant. + 1 μF ceramic (Fig.24)		40		mV
	3.3 V Co = 10 μF tant. + 1 μF ceramic (Fig.25)		40		mV
Setting Time to 1%	1.8 V		100		μs
	3.3 V		100		μs
di/dt = 5 A/ μS	1.8 V Co = 300 μF tant. + 1 μF ceramic (Fig.26)		90		mV
	3.3 V Co = 300 μF tant. + 1 μF ceramic (Fig.27)		90		mV
Setting Time to 1%	1.8 V		60		μs
	3.3 V		60		μs
EFFICIENCY					
1.8V 100% Load, 3.3V 100% Load			87		%
1.8V 50% Load, 3.3V 50% Load			87.5		%



Additional Notes:

- Load regulation is affected with resistance of the output pins (approximately 0.3 m Ω) since there is no remote sense.
- Cross regulation is affected with resistance of the RETURN pin (approximately 0.3 m Ω) since there is no remote sense.

QD48T018033 36-75 Vdc Input, 1.8 Vdc and 3.3 Vdc Output

Data Sheet

Physical Information



Pin Connections	
Pin #	Function
1	Vin (+)
2	ON/OFF
3	Vin (-)
4	Vout1 (+)
5	RTN [Vout1(-) and Vout2(-)]
6	TRIM
7	Vout2 (+)

- All dimensions are in inches [mm]
- All pins are Ø 0.040" [1.02] with Ø 0.078" [1.98] shoulder
- Pin Material: Brass
- Pin Finish: Tin/Lead over Nickel
- Converter Weight: 1 oz [28 g] typical

Height Option	HT (Maximum Height)	CL (Minimum Clearance)
	+0.000 [+0.00] -0.038 [- 0.97]	+0.016 [+0.41] -0.000 [- 0.00]
A	0.303 [7.69]	0.030 [0.77]
B	0.336 [8.53]	0.063 [1.60]
C	0.500 [12.70]	0.227 [5.77]
D	0.400 [10.16]	0.127 [3.23]

Pin Option	PL Pin Length
	±0.005 [±0.13]
A	0.188 [4.77]
B	0.145 [3.68]
C	0.110 [2.79]

Converter Part Numbering Scheme

Product Series	Input Voltage	Mounting Scheme	Output Voltage 1 (V _{OUT1})	Output Voltage 2 (V _{OUT2})		ON/OFF Logic	Maximum Height [HT]	Pin Length [PL]	Special Features
QD	48	T	018	033	-	N	B	A	0
Dual Quarter-Brick Format	36-75 V	Through-hole	018 ⇒ 1.8 V	033 ⇒ 3.3 V		N ⇒ Negative	A ⇒ 0.303" B ⇒ 0.336" C ⇒ 0.500" D ⇒ 0.400"	A ⇒ 0.188" B ⇒ 0.145" C ⇒ 0.110"	0 ⇒ STD
			Note: Always specify V _{OUT2} as the higher of the two output voltages.			P ⇒ Positive			

The example above describes P/N QD48T018033-NBA0: 36-75 V input, dual output, through-hole mounting, 1.8 V and 3.3 V outputs @ 15 A each, negative ON/OFF logic, a maximum height of 0.336", and a through the board pin length of 0.188". Please consult factory regarding availability of a specific version.

QD48T018033 36-75 Vdc Input, 1.8 Vdc and 3.3 Vdc Output

Data Sheet

Operation

Input and Output Impedance

These power converters have been designed to be stable with no external capacitors when used in low inductance input and output circuits.

However, in many applications, the inductance associated with the distribution from the power source to the input of the converter can affect the stability of the converter. The addition of a 33 μF electrolytic capacitor with an $\text{ESR} < 1 \Omega$ across the input helps ensure stability of the converter. In many applications, the user has to use decoupling capacitance at the load. The converter will exhibit stable operation with external load capacitance up to 10,000 μF on both outputs.

ON/OFF (Pin 2)

The ON/OFF pin is used to turn the power converter on or off remotely via a system signal. There are two remote control options available, positive logic and negative logic and both are referenced to $V_{in}(-)$. Typical connections are shown in Fig. 2.




Fig. 2: Circuit configuration for ON/OFF function.

The positive logic version turns on when the ON/OFF pin is at logic high and turns off when at logic low. The converter is on when the ON/OFF pin is left open.

The negative logic version turns on when the pin is at logic low and turns off when the pin is at logic high. The ON/OFF pin can be hard wired directly to $V_{in}(-)$ to enable automatic power up of the converter without the need of an external control signal.

ON/OFF pin is internally pulled-up to 5 V through a resistor. A mechanical switch, open collector transistor, or FET can be used to drive the input of the ON/OFF pin. The device must be capable of sinking up to 0.2 mA at a low level voltage of $\leq 0.8 \text{ V}$. An external voltage source of $\pm 20 \text{ V}$ max.

may be connected directly to the ON/OFF input, in which case it should be capable of sourcing or sinking up to 1 mA depending on the signal polarity. See the Start-up Information section for system timing waveforms associated with use of the ON/OFF pin.

Output Voltage Adjust /TRIM (Pin 6)

The converter's output voltages can be adjusted simultaneously up 10% or down 10% relative to the rated output voltages by the addition of an externally connected resistor. For output voltage 3.3 V, trim up to 10% is guaranteed only at $V_{in} \geq 40 \text{ V}$, and it is marginal (8% to 10%) at $V_{in} = 36 \text{ V}$.

The TRIM pin should be left open if trimming is not being used. To minimize noise pickup, a 0.1 μF capacitor is connected internally between the TRIM and RETURN pins.




Fig. 3: Configuration for increasing output voltage.

To increase the output voltage (refer to Fig. 3), a trim resistor, R_{T-INCR} , should be connected between the TRIM (Pin 6) and RETURN (Pin 5), with a value from the table below.




Fig. 4: Configuration for decreasing output voltage.

To decrease the output voltage, a trim resistor R_{T-DECR} , (Fig. 4) should be connected between the TRIM (Pin 6) and $V_{out2}(+)$ pin (Pin 7), with a value from the table below, where:

Δ = percentage of increase or decrease $V_{out}(\text{NOM})$.

Note 1: Both outputs are trimmed up or down simultaneously.

QD48T018033 36-75 Vdc Input, 1.8 Vdc and 3.3 Vdc Output**Data Sheet**

Trim Resistor (Vout Increase)	
Δ [%]	R_{T-INCR} [k Ω]
1	54.9
2	24.9
3	14.3
4	9.31
5	6.34
6	4.32
7	2.80
8	1.69
9	0.825
10	0

Trim Resistor (Vout Decrease)	
Δ [%]	R_{T-DECR} [k Ω]
-1	68.1
-2	30.1
-3	17.8
-4	11.5
-5	7.68
-6	5.36
-7	3.48
-8	2.10
-9	1.05
-10	0

Note 2: The above trim resistor values match those typically used in industry-standard dual quarter bricks.

Protection Features

Input Under-Voltage Lockout

Input under-voltage lockout is standard with this converter. The converter will shut down when the input voltage drops below a pre-determined voltage.

The input voltage must be at least 35 V for the converter to turn on. Once the converter has been turned on, it will shut off when the input voltage drops below 31 V. This feature is beneficial in preventing deep discharging of batteries used in telecom applications.

Output Over-Current Protection (OCP)

The converter is protected against over-current or short circuit conditions on both outputs. Upon sensing an over-current condition, the converter will switch to constant current operation and thereby begin to reduce output voltages. If, due to current limit, the output voltage Vout2 (3.3 V) drops below Vout1 (1.8 V), Vout1 will follow Vout2 with not more than 0.6V difference. Drop on Vout1 output due to current limit will not affect voltage on Vout2. For further load increase, if either Vout1 or Vout2 drops below 1 Vdc, the converter will shut down (Figs. 30 and 31).

Once the converter has shut down, it will attempt to restart nominally every 100 ms with a 2% duty cycle (Figs. 32 and 33). The attempted restart will continue indefinitely until the overload or short circuit conditions are removed or the output voltage rises above 1 Vdc.

Output Over-Voltage Protection (OVP)

The converter will shut down if the output voltage across either Vout1(+) (Pin 4) or Vout2(+) (Pin 7) and RETURN (Pin 5) exceeds the threshold of the OVP circuitry. The OVP protection is separate for Vout1 and Vout2 with their own reference independent of the output voltage regulation loops. Once the converter has shut down, it will attempt to restart every 100 ms until the OVP condition is removed.

Over-Temperature Protection (OTP)

The converter will shut down under an over-temperature condition to protect itself from overheating caused by operation outside the thermal derating curves, or operation in abnormal conditions such as system fan failure. After the converter has cooled to a safe operating temperature, it will automatically restart.

Safety Requirements

The converters meet North American and International safety regulatory requirements per UL60950 and EN60950. Basic Insulation is provided between input and output.

To comply with safety agencies requirements, an input line fuse must be used external to the converter. A 4-A fuse is recommended for use with this product.

Electromagnetic Compatibility (EMC)

EMC requirements must be met at the end-product system level, as no specific standards dedicated to EMC characteristics of board mounted component dc-dc converters exist. However, di/dt tests its converters to several system level standards, primary of which is the more stringent EN55022, *Information technology equipment - Radio disturbance characteristics - Limits and methods of measurement*.

With the addition of a simple external filter (see application notes), all versions of the QD48T converters pass the requirements of Class B conducted emissions per EN55022 and FCC, and meet at a minimum, Class A radiated emissions per EN 55022 and Class B per FCC Title 47CFR, Part 15-J. Please contact di/dt Applications Engineering for details of this testing.

QD48T018033 36-75 Vdc Input, 1.8 Vdc and 3.3 Vdc Output**Data Sheet****Input Transient Withstand**

This family of converters withstands 100V input transient for 100ms.

Characterization**General Information**

The converter has been characterized for many operational aspects, to include thermal derating (maximum load current as a function of ambient temperature and airflow) for vertical and horizontal mounting, efficiency, start-up and shutdown parameters, output ripple and noise, transient response to load step-change, overload and short circuit.

The following pages contain specific plots or waveforms associated with the converter. Additional comments for specific data are provided below.

Test Conditions

All data presented were taken with the converter soldered to a test board, specifically a 0.060" thick printed wiring board (PWB) with four layers. The top and bottom layers were not metalized. The two inner layers, comprising two-ounce copper, were used to provide traces for connectivity to the converter.

The lack of metalization on the outer layers as well as the limited thermal connection ensured that heat transfer from the converter to the PWB was minimized. This provides a worst-case but consistent scenario for thermal derating purposes.

All measurements requiring airflow were made in di/dt's vertical and horizontal wind tunnel facilities using infrared (IR) thermography and thermocouples for thermometry.

Ensuring that the components on the converter do not exceed their ratings is important to maintaining high reliability. If one anticipates operating the converter at or close to the maximum loads specified in the derating curves, it is prudent to check actual operating temperatures in the application. Thermographic imaging is preferable; if this capability is not available, then thermocouples may be used. di/dt recommends the use of AWG #40 gauge thermocouples to ensure measurement accuracy. Careful routing of the thermocouple leads will further minimize measurement error. Refer to Figure 38 for optimum measuring thermocouple location.

Thermal Derating

Available output power and load current vs. ambient temperature and airflow rates are given in Figs. 8-15. Ambient temperature was varied between 25°C and 85°C, with airflow rates from 30 to 500 LFM (0.15 to 2.5 m/s), and vertical and horizontal converter mounting.

For each set of conditions, the maximum load current was defined as the lowest of:

- (i) The output current at which either any FET junction temperature did not exceed a maximum specified temperature (120°C) as indicated by the thermographic image, or
- (ii) The nominal rating of the converter (15 A on either output)

During normal operation, derating curves with maximum FET temperature less than or equal to 120°C should not be exceeded. Temperature on the PCB at the thermocouple location shown in Fig. 38 should not exceed 118°C in order to operate inside the derating curves.

Efficiency

Efficiency vs. load current plots are shown in Figs. 16-21 for ambient temperature of 25°C, airflow rate of 300 LFM (1.5 m/s), both vertical and horizontal orientations, and input voltages of 36 V, 48 V and 72 V, for different combinations of the loads on outputs Vout1 and Vout2.

Start-up

Output voltage waveforms during the turn-on transient using the ON/OFF pin, are shown without and with full rated load currents (resistive load) in Figs. 22 and 23, respectively.

Ripple and Noise

Figure 34 shows the output voltage ripple waveform, measured at full rated load current on both outputs with a 1 μ F ceramic capacitor across both outputs. Note that all output voltage waveforms are measured across a 1 μ F ceramic capacitor.

The input reflected ripple current waveforms are obtained using the test setup shown in Fig. 35. The corresponding waveforms are shown in Figs. 36 and 37.

QD48T018033 36-75 Vdc Input, 1.8 Vdc and 3.3 Vdc Output

Data Sheet

Start-up Information (using negative ON/OFF)

Scenario #1: Initial Start-up From Bulk Supply

ON/OFF function enabled, converter started via application of V_{IN} . See Figure 5.

Time	Comments
t_0	ON/OFF pin is ON; system front end power is toggled on, V_{IN} to converter begins to rise.
t_1	V_{IN} crosses Under-Voltage Lockout protection circuit threshold; converter enabled.
t_2	Converter begins to respond to turn-on command (converter turn-on delay).
t_3	Output voltage V_{OUT1} reaches 100% of nominal value.
t_4	Output voltage V_{OUT2} reaches 100% of nominal value.

For this example, the total converter start-up time ($t_4 - t_1$) is typically 3 ms.




Fig. 5: Start-up scenario #1.

Scenario #2: Initial Start-up Using ON/OFF Pin

With V_{IN} previously powered, converter started via ON/OFF pin. See Figure 6.

Time	Comments
t_0	V_{INPUT} at nominal value.
t_1	Arbitrary time when ON/OFF pin is enabled (converter enabled).
t_2	End of converter turn-on delay.
t_3	Output voltage V_{OUT1} reaches 100% of nominal value.
t_4	Output voltage V_{OUT2} reaches 100% of nominal value.

For this example, the total converter start-up time ($t_4 - t_1$) is typically 3 ms.




Fig. 6: Start-up scenario #2.

Scenario #3: Turn-off and Restart Using ON/OFF Pin

With V_{IN} previously powered, converter is disabled and then enabled via ON/OFF pin. See Figure 7.

Time	Comments
t_0	V_{IN} and V_{OUT} are at nominal values; ON/OFF pin ON.
t_1	ON/OFF pin arbitrarily disabled; converter outputs fall to zero; turn-on inhibit delay period (100 ms typical) is initiated, and ON/OFF pin action is internally inhibited.
t_2	ON/OFF pin is externally re-enabled. If $(t_2 - t_1) \leq 100$ ms, external action of ON/OFF pin is locked out by start-up inhibit timer. If $(t_2 - t_1) > 100$ ms, ON/OFF pin action is internally enabled.
t_3	Turn-on inhibit delay period ends. If ON/OFF pin is ON, converter begins turn-on; if off, converter awaits ON/OFF pin ON signal; see Figure 6.
t_4	End of converter turn-on delay.
t_5	Output voltage V_{OUT1} reaches 100% of nominal value.
t_6	Output voltage V_{OUT2} reaches 100% of nominal value.

For the condition, $(t_2 - t_1) \leq 100$ ms, the total converter start-up time ($t_6 - t_2$) is typically 103 ms. For $(t_2 - t_1) > 100$ ms, start-up time will be typically 3 ms after release of ON/OFF pin.




Fig. 7: Start-up scenario #3.

QD48T018033 36-75 Vdc Input, 1.8 Vdc and 3.3 Vdc Output

Data Sheet




Fig. 8: Available output power for balanced load current ($I_{out1} = I_{out2}$) vs. ambient air temperature and airflow rates for converter mounted vertically with $V_{in} = 48$ V, air flowing from pin 3 to pin 1 and maximum FET temperature $\leq 120^{\circ}\text{C}$.




Fig. 9: Available output power for balanced load current ($I_{out1} = I_{out2}$) vs. ambient air temperature and airflow rates for converter mounted horizontally with $V_{in} = 48$ V, air flowing from pin 3 to pin 4 and maximum FET temperature $\leq 120^{\circ}\text{C}$.




Fig. 10: Available balanced load current ($I_{out1} = I_{out2}$) vs. ambient air temperature and airflow rates for converter mounted vertically with $V_{in} = 48$ V, air flowing from pin 3 to pin 1 and maximum FET temperature $\leq 120^{\circ}\text{C}$.




Fig. 11: Available balanced load current ($I_{out1} = I_{out2}$) vs. ambient air temperature and airflow rates for converter mounted horizontally with $V_{in} = 48$ V, air flowing from pin 3 to pin 4 and maximum FET temperature $\leq 120^{\circ}\text{C}$.

QD48T018033 36-75 Vdc Input, 1.8 Vdc and 3.3 Vdc Output

Data Sheet




Fig. 12: Available output power for balanced load current ($I_{out1} = I_{out2}$) vs. ambient air temperature and airflow rates for converter mounted vertically with $V_{in} = 48$ V, air flowing from pin 3 to pin 4 and maximum FET temperature $\leq 120^{\circ}\text{C}$.




Fig. 13: Available output power for balanced load current ($I_{out1} = I_{out2}$) vs. ambient air temperature and airflow rates for converter mounted vertically with $V_{in} = 48$ V, air flowing from pin 4 to pin 3 and maximum FET temperature $\leq 120^{\circ}\text{C}$.




Fig. 14: Available balanced load current ($I_{out1} = I_{out2}$) vs. ambient air temperature and airflow rates for converter mounted vertically with $V_{in} = 48$ V, air flowing from pin 3 to pin 4 and maximum FET temperature $\leq 120^{\circ}\text{C}$.




Fig. 15: Available balanced load current ($I_{out1} = I_{out2}$) vs. ambient air temperature and airflow rates for converter mounted vertically with $V_{in} = 48$ V, air flowing from pin 4 to pin 3 and maximum FET temperature $\leq 120^{\circ}\text{C}$.

QD48T018033 36-75 Vdc Input, 1.8 Vdc and 3.3 Vdc Output

Data Sheet




Fig. 16: Efficiency vs. load current Iout1 and input voltage for converter mounted vertically with air flowing from pin 3 to pin 1 at a rate of 300 LFM (1.5 m/s), for Iout2 = 7.5 A and Ta = 25°C.




Fig. 17: Efficiency vs. load current Iout1 and input voltage for converter mounted horizontally with air flowing from pin 3 to pin 4 at a rate of 300 LFM (1.5 m/s), for Iout2 = 7.5 A and Ta = 25°C.




Fig. 18: Efficiency vs. load current Iout2 and input voltage for converter mounted vertically with air flowing from pin 3 to pin 1 at a rate of 300 LFM (1.5 m/s), for Iout1 = 7.5 A and Ta = 25°C.




Fig. 19: Efficiency vs. load current Iout2 and input voltage for converter mounted horizontally with air flowing from pin 3 to pin 4 at a rate of 300 LFM (1.5 m/s), for Iout1 = 7.5 A and Ta = 25°C.

QD48T018033 36-75 Vdc Input, 1.8 Vdc and 3.3 Vdc Output

Data Sheet




Fig. 20: Efficiency vs. balanced load current ($I_{out1} = I_{out2}$) and input voltage for converter mounted vertically with air flowing from pin 3 to pin 1 at a rate of 300 LFM (1.5 m/s) and $T_a = 25^\circ\text{C}$.




Fig. 21: Efficiency vs. balanced load current ($I_{out1} = I_{out2}$) and input voltage for converter mounted horizontally with air flowing from pin 3 to pin 4 at a rate of 300 LFM (1.5 m/s) and $T_a = 25^\circ\text{C}$.




Fig. 22: Turn-on transient waveforms at no load current and $V_{in} = 48\text{ V}$, triggered via ON/OFF pin. Top trace: ON/OFF signal (5 V/div.). Bottom traces: V_{out1} (blue, 1 V/div.), V_{out2} (red, 1 V/div.). Time scale: 1 ms/div.




Fig. 23: Turn-on transient waveforms at full rated load current (resistive) and $V_{in} = 48\text{ V}$, triggered via ON/OFF pin. Top trace: ON/OFF signal (5 V/div.). Bottom traces: V_{out1} (blue, 1 V/div.), V_{out2} (red, 1 V/div.). Time scale: 1 ms/div.

QD48T018033 36-75 Vdc Input, 1.8 Vdc and 3.3 Vdc Output

Data Sheet




Fig. 24: Output voltage response to Iout1 load current step-change of 3.75 A (50%-75%-50%) at Iout2 = 7.5 A and Vin = 48 V. Ch1 = Vout1 (50 mV/div), Ch2 = Vout2 (50 mV/div), Ch3 = Iout1 (10 A/div.), Ch4 = Iout2 (10 A/div.). Current slew rate: 0.1 A/μs, Co = 10 μF tantalum + 1 μF ceramic. Time scale: 0.5 ms/div.




Fig. 25: Output voltage response to Iout2 load current step-change of 3.75 A (50%-75%-50%) at Iout1 = 7.5 A and Vin = 48 V. Ch1 = Vout1 (50 mV/div), Ch2 = Vout2 (50 mV/div), Ch3 = Iout1 (10 A/div.), Ch4 = Iout2 (10 A/div.). Current slew rate: 0.1 A/μs, Co = 10 μF tantalum + 1 μF ceramic. Time scale: 0.5 ms/div.




Fig. 26: Output voltage response to Iout1 load current step-change of 3.75 A (50%-75%-50%) at Iout2 = 7.5 A and Vin = 48 V. Ch1 = Vout1 (100 mV/div), Ch2 = Vout2 (100 mV/div), Ch3 = Iout1 (10 A/div.), Ch4 = Iout2 (10 A/div.). Current slew rate: 5 A/μs, Co = 300 μF tantalum + 1 μF ceramic. Time scale: 0.5 ms/div.




Fig. 27: Output voltage response to Iout2 load current step-change of 3.75 A (50%-75%-50%) at Iout1 = 7.5 A and Vin = 48 V. Ch1 = Vout1 (100 mV/div), Ch2 = Vout2 (100 mV/div), Ch3 = Iout1 (10 A/div.), Ch4 = Iout2 (10 A/div.). Current slew rate: 5 A/μs, Co = 300 μF tantalum + 1 μF ceramic. Time scale: 0.5 ms/div.

QD48T018033 36-75 Vdc Input, 1.8 Vdc and 3.3 Vdc Output

Data Sheet




Fig. 28: Output voltage response to both Iout1 and Iout2 (out of phase) load current step-change of 3.75 A (50%-75%-50%) at $V_{in} = 48$ V. Ch1 = Vout1 (50 mV/div), Ch2 = Vout2 (50 mV/div), Ch3 = Iout1 (10 A/div.), Ch4 = Iout2 (10 A/div.). Current slew rate: 0.1 A/μs, $C_o = 10$ μF tantalum + 1 μF ceramic. Time scale: 1 ms/div.




Fig. 29: Output voltage response to both Iout1 and Iout2 (out of phase) load current step-change of 3.75 A (50%-75%-50%) at $V_{in} = 48$ V. Ch1 = Vout1 (100 mV/div), Ch2 = Vout2 (100 mV/div), Ch3 = Iout1 (10 A/div.), Ch4 = Iout2 (10 A/div.). Current slew rate: 5 A/μs, $C_o = 300$ μF tantalum + 1 μF ceramic. Time scale: 1 ms/div.

Note: The only cross-talk during transient is due to the common RETURN pin for both outputs.




Fig. 30: Output voltage Vout1 vs. load current Iout1 showing current limit point and converter shutdown point. When Vout1 is in current limit, Vout2 is not affected until Vout1 reaches the shut-down threshold of 1 V. Input voltage has almost no effect on Vout1 current limit characteristic.




Fig. 31: Output voltage Vout2 vs. load current Iout2 showing current limit point and converter shutdown point. When Vout2 is in current limit, Vout1 will follow with less than 0.6 V difference until shut-down threshold of 1 V. Input voltage has almost no effect on Vout2 current limit characteristic.

QD48T018033 36-75 Vdc Input, 1.8 Vdc and 3.3 Vdc Output

Data Sheet




Fig. 32: Load current lout1 into a 10 mΩ short circuit on Vout1 during restart, with Vout2 open (no load), at Vin = 48 V. Ch2 = lout1 (20 A/div, 20 ms/div). ChB = lout1 (20 A/div, 1 ms/div) is an expansion of the on-time portion of lout1.




Fig. 33: Load current lout2 into a 10 mΩ short circuit on Vout2 during restart, with Vout1 open (no load), at Vin = 48 V. Ch2 = lout2 (20 A/div, 20 ms/div). ChB = lout2 (20 A/div, 1 ms/div) is an expansion of the on-time portion of lout2.




Fig. 34: Output voltage ripple at full rated load current into a resistive load on both outputs with Co = 1uF (ceramic) and Vin = 48 V. Ch2 = Vout2, Ch1 = Vout1 (both 20 mV/div). Time scale: 1 μs/div.




Fig. 35: Test Set-up for measuring input reflected ripple currents, i_c and i_s .

QD48T018033 36-75 Vdc Input, 1.8 Vdc and 3.3 Vdc Output

Data Sheet




Fig. 36: Input reflected ripple current, i_c (100 mA/div), measured at input terminals at full rated load current on both outputs and $V_{in} = 48$ V. Refer to Fig. 35 for test setup. Time scale: 1 μ s/div.




Fig. 37: Input reflected ripple current, i_s (10 mA/div), measured through 10 μ H at the source at full rated load current on both outputs and $V_{in} = 48$ V. Refer to Fig. 35 for test setup. Time scale: 1 μ s/div.




Fig. 38: Location of the thermocouple for thermal testing.

**For more information please contact
di/dt, Inc.**

1822 Aston Avenue • Carlsbad, CA • 92008 • USA
USA Toll Free 866-WOW-didt (969-3438)
www.didt.com • support@didt.com

The information and specifications contained in this data sheet are believed to be accurate and reliable at the time of publication. However, di/dt, Inc. assumes no responsibility for its use or for any infringements of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of di/dt, Inc. Specifications are subject to change without notice.

©Copyright di/dt, Inc. 2003