

CRYSTAL OSCILLATOR PROGRAMMABLE

SG - 8002LB series

- Frequency range : 1 MHz to 125 MHz
 - Supply voltage : 3.3 V / 5.0 V
 - Function : Output enable(OE) or Standby($\overline{ST}$)
 - External dimensions : 5.0 × 3.2 × 1.2 t (mm)
 - Short mass production lead time by PLL technology.
 - SG-Writer available to purchase.
- Please contact Epson Toyocom or local sales representative.



Product Number (please contact us)
O3323LBxxxxxx00



Actual size



Specifications (characteristics)

Item		Symbol	Specifications *2		Remarks
			PH / SH	PC / SC	
Output frequency range		f _o	1 MHz to 80 MHz	—	V _{CC} =4.5 V to 5.5 V
			—	1 MHz to 125 MHz	V _{CC} =3.0 V to 3.6 V
			—	1 MHz to 66.7 MHz	V _{CC} =2.7 V to 3.6 V
Supply voltage		V _{CC}	4.5 V to 5.5 V	2.7 V to 3.6 V	
Temperature range	Storage temperature	T _{stg}	-40 °C to +125 °C		Store as bare product after unpacking
	Operating temperature	T _{use}	-20 °C to +70 °C (-40 °C to +85 °C)		Refer to "Outline specifications" (Frequency range)
Frequency tolerance		f _{tol}	B: ±50 × 10 ⁻⁶ , C: ±100 × 10 ⁻⁶		-20 °C to +70 °C
			M: ±100 × 10 ⁻⁶ *3		-40 °C to +85 °C
			L: ±50 × 10 ⁻⁶		-40 °C to +85 °C, V _{CC} ±5 % *3
			30 mA Max.	—	No load condition, f _o =80 MHz
Current consumption		I _{CC}	—	28 mA Max.	No load condition, f _o =125 MHz
			25 mA Max.	—	P Type only, f _o =80 MHz
Disable current		I _{dis}	—	16 mA Max.	P Type only, f _o =125 MHz
			50 µA Max.		S Type only, $\overline{\text{ST}}$ =GND
Stand-by current		I _{std}			
Symmetry *1		SYM	40 % to 60 %	—	50 % V _{CC} , L _{CMOS} =15 pF, ≤80 MHz
			45 % to 55 %	—	50 % V _{CC} , L _{CMOS} =25 pF, ≤50 MHz
			—	40 % to 60 %	50 % V _{CC} , L _{CMOS} =15 pF, V _{CC} =3.0 V to 3.6 V, ≤125 MHz
			—	40 % to 60 %	50 % V _{CC} , L _{CMOS} =15 pF, V _{CC} =2.7 V to 3.6 V, ≤66.7 MHz
			—	45 % to 55 %	50 % V _{CC} , L _{CMOS} =15 pF, V _{CC} =3.0 V to 3.6 V, ≤40 MHz
High output voltage		V _{OH}	V _{CC} -0.4 V Min.		I _{OH} =-16 mA(PH,SH), -8 mA(PC,SC)
Low output voltage		V _{OL}	0.4 V Max.		I _{OL} = 16 mA(PH,SH), 8 mA(PC,SC)
Output load condition(CMOS) *1		L _{CMOS}	15 pF Max.		Max. frequency and Max. supply voltage
Output enable / disable input voltage		V _{IH}	2.0 V Min.	70 % V _{CC} Min.	$\overline{\text{ST}}$ terminal or OE terminal
		V _{IL}	0.8 V Max.	20 % V _{CC} Max.	
Rise time / Fall time *1		t _r / t _f	3 ns Max.		20 % V _{CC} to 80 % V _{CC} level, L _{CMOS} =Max.
Start-up time		t _{str}	10 ms Max.		Time at minimum supply voltage to be 0 s
Frequency aging		f _{aging}	±5 × 10 ⁶ / year Max.		+25 °C, V _{CC} =5.0 V / 3.3 V (PC / SC) First year


*1 Operating temperature (-40 °C to +85 °C), the available frequency, symmetry and output load conditions, please refer to "Outline specifications" page.

*2 PLL-PLL connection & Jitter specification, please refer to "Jitter specifications and characteristics chart" page.

*3 PH,SH for "M" tolerance and "L" tolerance will be available up to 27 MHz. Checking possible by the Frequency checking program.

External dimensions

(Unit:mm)



Note.

OE pin (PH, PC)

OE pin = "H" or "open" : Specified frequency output.

OE pin = "L" : Output is high impedance.

$\overline{ST}$ pin (SH, SC)


ST pin = "H" or "open" : Specified frequency output.

ST pin = "L" : Output is low level (weak pull - down), oscillation stops.

Metal may be exposed on the top or bottom of this product.
This will not affect any quality, reliability or electrical spec.

Footprint (Recommended)

(Unit:mm)



To maintain stable operation, provide by-pass capacitor with more than 0.1 μF at a location as near as possible to the power source terminal of the crystal products (between V_{CC} - GND).