

PCI-EXPRESS GEN 1, GEN 2, AND GEN 3 1:2 FAN-OUT **CLOCK BUFFER**

Features

- PCI-Express Gen 1, Gen 2, and Spread Spectrum Tolerant Gen 3 compliant devices
- Two low-power PCIe clock outputs
- Supports Serial-ATA (SATA) at 100 MHz
- No termination resistors required for differential clocks
- 2.5 V or 3.3 V Power supply

- Extended Temperature:
- -40 to 85 °C
- Small package 8-pin TDFN (1.4x1.6 mm)
- For PCIe Gen1: Si53102-A1
- For PCIe Gen2: Si53102-A2
- For PCle Gen3: Si53102-A3




Ordering Information: See page 11


Applications

- Network Attached Storage
- Multi-function Printer
- Wireless Access Point
- Server/Storage

Description

Si53102-A1/A2/A3 is a family of high-performance 1:2 PCle fan output buffers. This low-additive-jitter clock buffer family is compliant to PCIe Gen 1, Gen 2, and Gen 3 specifications. The ultra-small footprint (1.4x1.6 mm) and industry-leading low power consumption make the Si53102-A1/A2/A3 the ideal clock solution for consumer and embedded applications.





Patents pending



2

TABLE OF CONTENTS

Table of Contents	<u>Page</u>
1. Electrical Specifications	
2. Test and Measurement Setup	
3. Recommended Design Guideline	
4. Pin Descriptions	
5. Ordering Guide	
6. Package Outlines	
7. PCB Land Pattern	
Document Change List	
Contact Information	



1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Voltage (3.3 V Supply)	V_{DD}	3.3 V ± 10%	2.97	3.3	3.63	V
Supply Voltage (2.5 V Supply)	V _{DD}	2.5 V ± 10%	2.25	2.5	2.75	V

Table 2. DC Electrical Specifications

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating Voltage (VDD = 3.3 V)	V _{DD}	3.3 V ± 10%	2.97	3.30	3.63	V
Operating Voltage (VDD = 2.5 V)	V _{DD}	2.5 V ± 10%	2.25	2.5	2.75	V
Operating Supply Current	I _{DD}	Full Active	_	_	12	mA
Input Pin Capacitance	C _{IN}	Input Pin Capacitance	_	3	5	pF
Output Pin Capacitance	C _{OUT}	Output Pin Capacitance	_	_	5	pF

Table 3. AC Electrical Specifications

Parameter	Symbol	Condition	Min	Тур	Max	Unit
DIFFIN at 0.7 V						
Input frequency	Fin		10	100	175	MHz
DIFFIN and DIFFIN Rising/Falling Slew Rate	T _R /T _F	Single ended measurement: V _{OL} = 0.175 to V _{OH} = 0.525 V (Averaged)	0.6	_	4	V/ns
Differential Input High Voltage	V_{IH}		150	_		mV
Differential Input Low Voltage	V_{IL}		_	_	-150	mV
Crossing Point Voltage at 0.7 V Swing	V _{OX}	Single-ended measurement	250	_	550	mV
Vcross Variation Over All edges	ΔV_{OX}	Single-ended measurement	_	_	140	mV
Differential Ringback Voltage	V _{RB}		-100	_	100	mV
Time before Ringback Allowed	T _{STABLE}		500	_	_	ps
Absolute Maximum Input Voltage	V_{MAX}			_	1.15	V
Absolute Minimum Input Voltage	V _{MIN}		-0.3	_	_	V
DIFFIN and DIFFIN Duty Cycle	T _{DC}	Measured at crossing point V _{OX}	45	_	55	%
Rise/Fall Matching	T _{RFM}	Determined as a fraction of $2 \times (T_R - T_F)/(T_R + T_F)$	_	_	20	%
DIFF Clocks	1					•
Duty Cycle	T _{DC}	Measured at crossing point V _{OX}	45	_	55	%
Output Skew	T _{SKEW}	Measured at 0 V differential	1	_	100	ps
Frequency Accuracy	F _{ACC}	All output clocks	-		100	ppm
Slew Rate	t _{r/f2}	Measured differentially from ±150 mV	0.6	_	4.0	V/ns
PCIe Gen1 Pk-Pk Additive Jitter	Pk-Pk _{GEN1}	PCIe Gen 1 Si53102-A1	_	_	10	ps
PCIe Gen2 Additive Phase Jitter	RMS _{GEN2}	10 kHz < F < 1.5 MHz, Si53102-A2	_	_	0.50	ps
PCIe Gen2 Additive Phase Jitter	RMS _{GEN2}	1.5 MHz < F < Nyquist, Si53102-A2	_	_	0.50	ps
PCIe Gen3 Additive Phase Jitter	RMS _{GEN3}	Includes PLL BW 2-4 MHz, CDR = 10 MHz, Si53102-A3	_	_	0.20	ps
Crossing Point Voltage at 0.7 V Swing	V _{OX}		300	_	550	mV
Enable/Disable and Setup						
Clock Stabilization from Powerup	T _{STABLE}	Power up to first output	_	_	3.0	ms
Note: Visit www.pcisig.com for compl	ete PCIe spe	cifications.				•



Table 4. Thermal Conditions

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Temperature, Storage	T _S	Non-functional	-65		150	°C
Temperature, Operating Ambient	T _A	Functional	-40		85	°C
Temperature, Junction	TJ	Functional	_		150	°C
Dissipation, Junction to Case	θJC	JEDEC (JESD 51)	_		38.3	°C/W
Dissipation, Junction to Ambient	θ_{JA}	JEDEC (JESD 51)	_		90.4	°C/W

Table 5. Absolute Maximum Conditions

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Main Supply Voltage	$V_{DD_3.3V}$				4.6	V
Input Voltage	V _{IN}	Relative to V _{SS}	-0.5		4.6	V_{DC}
ESD Protection (Human Body Model)	ESD _{HBM}	JEDEC (JESD 22-A114)	2000		_	V
Flammability Rating	UL-94	UL (Class)		V-0		

Note: While using multiple power supplies, the voltage on any input or I/O pin cannot exceed the power pin during powerup. Power supply sequencing is NOT required.

2. Test and Measurement Setup

Figures 1 through 3 show the test load configuration for the differential clock signals.




Figure 1. 0.7 V Differential Load Configuration

The outputs from this device can also support LVDS, LVPECL, or CML differential signaling levels using alternative termination. For recommendations on how to achieve this, see "AN781: Alternative Output Termination for Si5213x, Si5214x, Si5121x, and Si5315x PCIe Clock Generator and Buffer Families" at www.silabs.com.




Figure 2. Differential Measurement for Differential Output Signals (AC Parameters Measurement)







Figure 3. Single-Ended Measurement for Differential Output Signals (AC Parameters Measurement)



3. Recommended Design Guideline



Note: FB Specifications: DC resistance 0.1–0.3 Ω Impedance at 100 MHz \geq 1000 Ω

Figure 4. Recommended Application Schematic



4. Pin Descriptions




Figure 5. 8-Pin TDFN

Table 6. Si53102-Ax-GM 8-Pin TDFN Descriptions

Pin#	Name	Туре	Description	
1	DIFFIN	O, DIF	0.7 V, 100 MHz differentials clock input	
2	DIFFIN	O, DIF	0.7 V, 100 MHz differentials clock input	
3	DIFF1	O, DIF	0.7 V, 100 MHz differential clock output	
4	DIFF1	O, DIF	0.7 V, 100 MHz differential clock output	
5	GND	GND	Ground	
6	DIFF2	O, DIF	0.7 V, 100 MHz differential clock output	
7	DIFF2	O, DIF	0.7 V, 100 MHz differential clock output	
8	VDD	PWR	2.5 V or 3.3 V Power supply	



5. Ordering Guide

Part Number	Package Type	Temperature
Si53102-A1-GM	8-pin TDFN	Extended, -40 to 85 °C
Si53102-A1-GMR	8-pin TDFN—Tape and Reel	Extended, -40 to 85 °C
Si53102-A2-GM	8-pin TDFN	Extended, -40 to 85 °C
Si53102-A2-GMR	8-pin TDFN—Tape and Reel	Extended, -40 to 85 °C
Si53102-A3-GM	8-pin TDFN	Extended, -40 to 85 °C
Si53102-A3-GMR	8-pin TDFN—Tape and Reel	Extended, -40 to 85 °C



6. Package Outlines




Figure 6. 8-Pin TDFN Package Drawing

Table 7. Package Diagram Dimensions

Dimension	Min	Nom	Max		
А	0.70	0.75	0.80		
A1	0.00	0.02	0.05		
А3		0.20 REF.			
b	0.15	0.20	0.25		
D		1.60 BSC			
D2	1.00	1.05	1.10		
е		0.40 BSC			
E		1.40 BSC			
E2	0.20	0.25	0.30		
L	0.30	0.35	0.40		
aaa		0.10			
bbb		0.10			
ccc	0.10				
ddd	0.07				
eee		0.08			

Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- **3.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7. PCB Land Pattern




Figure 7. Si53102 8-Pin TDFN Land Pattern

Table 8. Si53102 8-Pin Land Pattern Dimensions

Dimension	mm
С	1.40
E	0.40
X1	0.75
Y1	0.20
X2	0.25
Y2	1.10

Notes:

General

- 1. All dimensions shown are in millimeters (mm).
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05mm.

Solder Mask Design

4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 m minimum, all the way around the pad.

Stencil Design

- **5.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 6. The stencil thickness should be 0.125mm (5 mils).
- 7. The ratio of stencil aperture to land pad size should be 1:1 for all pads.

Card Assembly

- 8. A No-Clean, Type-3 solder paste is recommended.
- **9.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



DOCUMENT CHANGE LIST

Revision 0.4 to Revision 1.0

- Updated Table 3 on page 5.
 - Updated input frequency min and max specs.
- Updated "2. Test and Measurement Setup" on page 7.
 - Added text and reference to AN781.

Revision 1.0 to Revision 1.1

- Moved "3. Recommended Design Guideline" to page 9.
- Corrected Figure 5 title on page 10.
- Corrected Table 6 title on page 10.
- Corrected Figure 6 title on page 12.
- Added "7. PCB Land Pattern" on page 13.



Notes:



CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500

Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Silicon Laboratories:

Si53102-A1-GMR Si53102-A2-GM Si53102-A3-GM Si53102-A2-GMR Si53102-A3-GMR Si53102-A1-GM