

September 1999

Si9410DY*

Single N-Channel Enhancement Mode MOSFET

General Description

This N-Channel Enhancement Mode MOSFET is produced using Fairchild Semiconductor's advance process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

This device is well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.


Applications

- · Battery switch
- Load switch
- Motor controls

Features

- 7.0 A, 30 V. $R_{DS(ON)} = 0.030 \ \Omega \ @V_{GS} = 10 \ V$ $R_{DS(ON)} = 0.050 \ \Omega \ @V_{GS} = 4.5 \ V$
- · Low gate charge.
- · Fast switching speed.
- · High power and current handling capability.





Absolute Maximum Ratings TA = 25°C unless otherwise noted

| Symbol | Parameter | | Ratings | Units |
|-----------------------------------|--------------------------------------------------|-----------|-------------|-------|
| V _{DSS} | Drain-Source Voltage | | 30 | V |
| V _{GSS} | Gate-Source Voltage | | <u>+</u> 20 | V |
| I _D | Drain Current - Continuous | (Note 1a) | 7.0 | A |
| | - Pulsed | | 30 | Vac s |
| P _D | Power Dissipation for Single Operation | (Note 1a) | 2.5 | W |
| | | (Note 1b) | 1.2 | |
| | _ == | (Note 1c) | 1 | |
| T _J , T _{STG} | Operating and Storage Junction Temperature Range | | -55 to +150 | °C |

Thermal Characteristics

| R _{eJA} | Thermal Resistance, Junction-to-Ambient | (Note 1a) | 50 | ∘C/W |
|------------------|-----------------------------------------|-----------|----|------|
| R _{eJC} | Thermal Resistance, Junction-to-Case | (Note 1) | 25 | ∘C/W |


Package Outlines and Ordering Information

| Device Marking | Device | Reel Size | Tape Width | Quantity |
|----------------|----------|-----------|------------|------------|
| 9410 | SI9410DY | 13" | 12mm | 2500 units |

*Dic and manufacturing source subject to change without prior notification.

| Symbol | Parameter Test Conditions | | Min | Тур | Max | Units |
|-----------------------|---------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------|-----|-------------------------|-------------------------|-------|
| Off Char | acteristics | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0 V_1 I_D = 250 \mu A$ | 30 | | | V |
| <u>∧</u> BVɒss ∧Tյ | Breakdown Voltage Temperature Coefficient | I _D = 250 _μ A,Referenced to 25°C | | 31 | | mV/∘C |
| DSS | Zero Gate Voltage Drain Current | V _{DS} = 24 V, V _{GS} = 0 V V _{DS} = 24 V, V _{GS} = 0 V, T _J = 55°C | | | 2 25 | μΑ |
| GSSF | Gate-Body Leakage Current, Forward | V _{GS} = 20 V, V _{DS} = 0 V | | | 100 | nA |
| GSSR | Gate-Body Leakage Current, Reverse | V _{GS} = -20 V, V _{DS} = 0 V | | | -100 | nA |
| On Char | acteristics (Note 2) | | | | | |
| V _{GS(th)} | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_{D} = -250 \mu A$ | 1 | | | V |
| ∆VGS(th) ∧TJ | Gate Threshold Voltage Temperature Coefficient | I _D = -250 μA, Referenced to 25°C | | -4.4 | | mV/∘C |
| R _{DS(on)} | Static Drain-Source On-Resistance | $V_{GS} = 10 \text{ V}, I_D = 7 \text{ A}$ $V_{GS} = 5 \text{ V}, I_D = 4 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 3.5 \text{ A}$ | | 0.024 0.034 0.037 | 0.030 0.040 0.050 | Ω |
| D(on) | On-State Drain Current | V _{GS} = 10 V, V _{DS} = 5 V | 30 | | | Α |
| g _{FS} | Forward Transconductance | V _{DS} = 15 V, I _D = 7 A | | 18 | | S |
| Dynamic | Characteristics | | • | | | |
| C _{iss} | Input Capacitance | V _{DS} = 15 V, V _{GS} = 0 V, | | 650 | | pF |
| Coss | Output Capacitance | f = 1.0 MHz | | 345 | | pF |
| C _{rss} | Reverse Transfer Capacitance | | | 95 | | pF |
| Switchin | q Characteristics (Note 2) | | | | | |
| d(on) | Turn-On Delay Time | $V_{DD} = 25 \text{ V}, I_D = 1 \text{ A}, R_L = 25 \Omega$ | | 8 | 30 | ns |
| r | Turn-On Rise Time | $V_{GS} = 10 \text{ V, } R_{GEN} = 6 \Omega$ | | 14 | 60 | ns |
| t _{d(off)} | Turn-Off Delay Time | | | 23 | 150 | ns |
| f | Turn-Off Fall Time | | | 9 | 140 | ns |
| ·rr | Drain-Source Reverse Recovery Time | $I_F = 2 \text{ A, di/dt} = 100 \text{A/} \mu \text{s}$ | | 60 | | nS |
| Q_g | Total Gate Charge | V _{DS} = 15 V, I _D = 2 A, | | 19 | 50 | nC |
| Q_{gs} | Gate-Source Charge | V _{GS} = 10 V | | 3.2 | | nC |
| Q_{gd} | Gate-Drain Charge | | | 4.3 | | nC |
| Drain-So | ource Diode Characteristics | s and Maximum Ratings | | | | |
| ls | Maximum Continuous Drain-Sourc | | | | 2.0 | Α |
| V _{SD} | Drain-Source Diode Forward Voltage | V _{GS} = 0 V, I _S = 2 A (Note 2) | | 0.7 | 1.1 | V |

^{1:} $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) 50° C/W when mounted on a 1 in² pad of 2 oz. copper.



b) 105° C/W when mounted on a 0.04 in² pad of 2 oz. copper.



c) 125° C/W on a minimum mounting pad.

Scale 1 : 1 on letter size paper

2: Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ PowerTrench® SyncFET™ FASTr™ QFET™ TinyLogic™ Bottomless™ GlobalOptoisolator™ QSTM UHC™ $\mathsf{G}\mathsf{T}\mathsf{O}^{\mathsf{TM}}$ CoolFET™ QT Optoelectronics™ VCX^{TM} CROSSVOLT™ HiSeC™

DOME™ ISOPLANAR™ Quiet Series™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|---------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |